|
2 | 2 | //@ revisions: RISCV MIPS HEXAGON M68K
|
3 | 3 | //@ assembly-output: emit-asm
|
4 | 4 | //@ compile-flags: -Z small_data_threshold=4
|
5 |
| -//@ [RISCV] compile-flags: --target=riscv32im-unknown-none-elf |
6 |
| -//@ [RISCV] needs-llvm-components: riscv |
7 |
| -//@ [MIPS] compile-flags: --target=mips-unknown-linux-uclibc -C relocation-model=static |
8 |
| -//@ [MIPS] compile-flags: -C llvm-args=-mgpopt -C llvm-args=-mlocal-sdata |
9 |
| -//@ [MIPS] compile-flags: -C target-feature=+noabicalls |
10 |
| -//@ [MIPS] needs-llvm-components: mips |
11 |
| -//@ [HEXAGON] compile-flags: --target=hexagon-unknown-linux-musl -C target-feature=+small-data |
12 |
| -//@ [HEXAGON] compile-flags: -C llvm-args=--hexagon-statics-in-small-data |
13 |
| -//@ [HEXAGON] needs-llvm-components: hexagon |
14 |
| -//@ [M68K] compile-flags: --target=m68k-unknown-linux-gnu |
15 |
| -//@ [M68K] needs-llvm-components: m68k |
| 5 | +//@[RISCV] compile-flags: --target=riscv32im-unknown-none-elf |
| 6 | +//@[RISCV] needs-llvm-components: riscv |
| 7 | +//@[MIPS] compile-flags: --target=mips-unknown-linux-uclibc -C relocation-model=static |
| 8 | +//@[MIPS] compile-flags: -C llvm-args=-mgpopt -C llvm-args=-mlocal-sdata |
| 9 | +//@[MIPS] compile-flags: -C target-feature=+noabicalls |
| 10 | +//@[MIPS] needs-llvm-components: mips |
| 11 | +//@[HEXAGON] compile-flags: --target=hexagon-unknown-linux-musl -C target-feature=+small-data |
| 12 | +//@[HEXAGON] compile-flags: -C llvm-args=--hexagon-statics-in-small-data |
| 13 | +//@[HEXAGON] needs-llvm-components: hexagon |
| 14 | +//@[M68K] compile-flags: --target=m68k-unknown-linux-gnu |
| 15 | +//@[M68K] needs-llvm-components: m68k |
16 | 16 |
|
17 | 17 | #![feature(no_core, lang_items)]
|
18 | 18 | #![no_std]
|
@@ -58,35 +58,35 @@ static mut Z: u64 = 0;
|
58 | 58 | // Currently, only MIPS and RISCV successfully put any objects in the small data
|
59 | 59 | // sections so the U/V/W/X tests are skipped on Hexagon and M68K
|
60 | 60 |
|
61 |
| -//@ RISCV: .section .sdata |
62 |
| -//@ RISCV-NOT: .section |
63 |
| -//@ RISCV: U: |
64 |
| -//@ RISCV: .section .sbss |
65 |
| -//@ RISCV-NOT: .section |
66 |
| -//@ RISCV: V: |
67 |
| -//@ RISCV: .section .sdata |
68 |
| -//@ RISCV-NOT: .section |
69 |
| -//@ RISCV: W: |
70 |
| -//@ RISCV: .section .sbss |
71 |
| -//@ RISCV-NOT: .section |
72 |
| -//@ RISCV: X: |
| 61 | +// RISCV: .section .sdata |
| 62 | +// RISCV-NOT: .section |
| 63 | +// RISCV: U: |
| 64 | +// RISCV: .section .sbss |
| 65 | +// RISCV-NOT: .section |
| 66 | +// RISCV: V: |
| 67 | +// RISCV: .section .sdata |
| 68 | +// RISCV-NOT: .section |
| 69 | +// RISCV: W: |
| 70 | +// RISCV: .section .sbss |
| 71 | +// RISCV-NOT: .section |
| 72 | +// RISCV: X: |
73 | 73 |
|
74 |
| -//@ MIPS: .section .sdata |
75 |
| -//@ MIPS-NOT: .section |
76 |
| -//@ MIPS: U: |
77 |
| -//@ MIPS: .section .sbss |
78 |
| -//@ MIPS-NOT: .section |
79 |
| -//@ MIPS: V: |
80 |
| -//@ MIPS: .section .sdata |
81 |
| -//@ MIPS-NOT: .section |
82 |
| -//@ MIPS: W: |
83 |
| -//@ MIPS: .section .sbss |
84 |
| -//@ MIPS-NOT: .section |
85 |
| -//@ MIPS: X: |
| 74 | +// MIPS: .section .sdata |
| 75 | +// MIPS-NOT: .section |
| 76 | +// MIPS: U: |
| 77 | +// MIPS: .section .sbss |
| 78 | +// MIPS-NOT: .section |
| 79 | +// MIPS: V: |
| 80 | +// MIPS: .section .sdata |
| 81 | +// MIPS-NOT: .section |
| 82 | +// MIPS: W: |
| 83 | +// MIPS: .section .sbss |
| 84 | +// MIPS-NOT: .section |
| 85 | +// MIPS: X: |
86 | 86 |
|
87 |
| -//@ CHECK: .section .data.Y, |
88 |
| -//@ CHECK-NOT: .section |
89 |
| -//@ CHECK: Y: |
90 |
| -//@ CHECK: .section .bss.Z, |
91 |
| -//@ CHECK-NOT: .section |
92 |
| -//@ CHECK: Z: |
| 87 | +// CHECK: .section .data.Y, |
| 88 | +// CHECK-NOT: .section |
| 89 | +// CHECK: Y: |
| 90 | +// CHECK: .section .bss.Z, |
| 91 | +// CHECK-NOT: .section |
| 92 | +// CHECK: Z: |
0 commit comments