Skip to content

Commit ac84b66

Browse files
authored
Rollup merge of #112559 - SergioGasquez:master, r=JohnTitor
Add esp-idf missing targets Adds some esp-idf missing targets to the table
2 parents f6d58ea + c0aed70 commit ac84b66

File tree

1 file changed

+6
-4
lines changed

1 file changed

+6
-4
lines changed

src/doc/rustc/src/platform-support/esp-idf.md

+6-4
Original file line numberDiff line numberDiff line change
@@ -13,10 +13,12 @@ Targets for the [ESP-IDF](https://github.com/espressif/esp-idf) development fram
1313

1414
The target names follow this format: `$ARCH-esp-espidf`, where `$ARCH` specifies the target processor architecture. The following targets are currently defined:
1515

16-
| Target name | Target CPU(s) | Minimum ESP-IDF version |
17-
|--------------------------------|-----------------------|-------------------------|
18-
| `riscv32imc-esp-espidf` | [ESP32-C3](https://www.espressif.com/en/products/socs/esp32-c3) | `v4.3` |
19-
| `riscv32imac-esp-espidf` | [ESP32-C6](https://www.espressif.com/en/products/socs/esp32-c6) | `v5.1` |
16+
| Target name | Target CPU(s) | Minimum ESP-IDF version |
17+
| ------------------------ | --------------------------------------------------------------- | ----------------------- |
18+
| `riscv32imc-esp-espidf` | [ESP32-C2](https://www.espressif.com/en/products/socs/esp32-c2) | `v5.0` |
19+
| `riscv32imc-esp-espidf` | [ESP32-C3](https://www.espressif.com/en/products/socs/esp32-c3) | `v4.3` |
20+
| `riscv32imac-esp-espidf` | [ESP32-C6](https://www.espressif.com/en/products/socs/esp32-c6) | `v5.1` |
21+
| `riscv32imac-esp-espidf` | [ESP32-H2](https://www.espressif.com/en/products/socs/esp32-h2) | `v5.1` |
2022

2123
It is recommended to use the latest ESP-IDF stable release if possible.
2224

0 commit comments

Comments
 (0)