Skip to content

Commit b5047a5

Browse files
committed
Remove target features in VxWokrs RISC-V spec as they are automatically added by clang
1 parent 4957eda commit b5047a5

File tree

2 files changed

+2
-4
lines changed

2 files changed

+2
-4
lines changed

compiler/rustc_target/src/spec/targets/riscv32_wrs_vxworks.rs

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
use crate::spec::{base, StackProbeType, Target, TargetOptions};
1+
use crate::spec::{StackProbeType, Target, TargetOptions, base};
22

33
pub(crate) fn target() -> Target {
44
Target {
@@ -16,7 +16,6 @@ pub(crate) fn target() -> Target {
1616
cpu: "generic-rv32".into(),
1717
llvm_abiname: "ilp32d".into(),
1818
max_atomic_width: Some(32),
19-
features: "+m,+a,+f,+d,+c,+zicsr".into(),
2019
stack_probes: StackProbeType::Inline,
2120
..base::vxworks::opts()
2221
},

compiler/rustc_target/src/spec/targets/riscv64_wrs_vxworks.rs

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
use crate::spec::{base, StackProbeType, Target, TargetOptions};
1+
use crate::spec::{StackProbeType, Target, TargetOptions, base};
22

33
pub(crate) fn target() -> Target {
44
Target {
@@ -16,7 +16,6 @@ pub(crate) fn target() -> Target {
1616
cpu: "generic-rv64".into(),
1717
llvm_abiname: "lp64d".into(),
1818
max_atomic_width: Some(64),
19-
features: "+m,+a,+f,+d,+c,+zicsr".into(),
2019
stack_probes: StackProbeType::Inline,
2120
..base::vxworks::opts()
2221
},

0 commit comments

Comments
 (0)