Skip to content

Commit ff266ca

Browse files
author
git apple-llvm automerger
committed
Merge commit 'bb284a69688c' from llvm.org/main into next
2 parents bf9af9f + bb284a6 commit ff266ca

File tree

2 files changed

+7
-7
lines changed

2 files changed

+7
-7
lines changed

llvm/lib/Target/PowerPC/PPCInstrFuture.td

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -201,10 +201,10 @@ let Predicates = [HasVSX, IsISAFuture] in {
201201
def LXVRLL : XX1Form_memOp<31, 557, (outs vsrc:$XT),
202202
(ins (memr $RA):$addr, g8rc:$RB),
203203
"lxvrll $XT, $addr, $RB", IIC_LdStLoad, []>;
204-
def LXVPRL : XForm_XTp5_XAB5<31, 589, (outs vsrprc:$XTp),
204+
def LXVPRL : XForm_XTp5_RAB5<31, 589, (outs vsrprc:$XTp),
205205
(ins (memr $RA):$addr, g8rc:$RB),
206206
"lxvprl $XTp, $addr, $RB", IIC_LdStLFD, []>;
207-
def LXVPRLL : XForm_XTp5_XAB5<31, 621, (outs vsrprc:$XTp),
207+
def LXVPRLL : XForm_XTp5_RAB5<31, 621, (outs vsrprc:$XTp),
208208
(ins (memr $RA):$addr, g8rc:$RB),
209209
"lxvprll $XTp, $addr, $RB", IIC_LdStLFD, []>;
210210
}
@@ -216,11 +216,11 @@ let Predicates = [HasVSX, IsISAFuture] in {
216216
def STXVRLL : XX1Form_memOp<31, 685, (outs),
217217
(ins vsrc:$XT, (memr $RA):$addr, g8rc:$RB),
218218
"stxvrll $XT, $addr, $RB", IIC_LdStLoad, []>;
219-
def STXVPRL : XForm_XTp5_XAB5<31, 717, (outs),
219+
def STXVPRL : XForm_XTp5_RAB5<31, 717, (outs),
220220
(ins vsrprc:$XTp, (memr $RA):$addr, g8rc:$RB),
221221
"stxvprl $XTp, $addr, $RB", IIC_LdStLFD, []>;
222222
def STXVPRLL
223-
: XForm_XTp5_XAB5<31, 749, (outs),
223+
: XForm_XTp5_RAB5<31, 749, (outs),
224224
(ins vsrprc:$XTp, (memr $RA):$addr, g8rc:$RB),
225225
"stxvprll $XTp, $addr, $RB", IIC_LdStLFD, []>;
226226
}

llvm/lib/Target/PowerPC/PPCInstrP10.td

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -870,7 +870,7 @@ class DQForm_XTp5_RA17_MEM<bits<6> opcode, bits<4> xo, dag OOL, dag IOL,
870870
let Inst{28...31} = xo;
871871
}
872872

873-
class XForm_XTp5_XAB5<bits<6> opcode, bits<10> xo, dag OOL, dag IOL,
873+
class XForm_XTp5_RAB5<bits<6> opcode, bits<10> xo, dag OOL, dag IOL,
874874
string asmstr, InstrItinClass itin, list<dag> pattern>
875875
: I<opcode, OOL, IOL, asmstr, itin>, XFormMemOp {
876876
bits<5> XTp;
@@ -1159,7 +1159,7 @@ let Predicates = [PairedVectorMemops] in {
11591159
def LXVP : DQForm_XTp5_RA17_MEM<6, 0, (outs vsrprc:$XTp),
11601160
(ins (memrix16 $DQ, $RA):$addr), "lxvp $XTp, $addr",
11611161
IIC_LdStLFD, []>;
1162-
def LXVPX : XForm_XTp5_XAB5<31, 333, (outs vsrprc:$XTp), (ins (memrr $RA, $RB):$addr),
1162+
def LXVPX : XForm_XTp5_RAB5<31, 333, (outs vsrprc:$XTp), (ins (memrr $RA, $RB):$addr),
11631163
"lxvpx $XTp, $addr", IIC_LdStLFD,
11641164
[]>;
11651165
}
@@ -1168,7 +1168,7 @@ let Predicates = [PairedVectorMemops] in {
11681168
def STXVP : DQForm_XTp5_RA17_MEM<6, 1, (outs), (ins vsrprc:$XTp,
11691169
(memrix16 $DQ, $RA):$addr), "stxvp $XTp, $addr",
11701170
IIC_LdStLFD, []>;
1171-
def STXVPX : XForm_XTp5_XAB5<31, 461, (outs), (ins vsrprc:$XTp, (memrr $RA, $RB):$addr),
1171+
def STXVPX : XForm_XTp5_RAB5<31, 461, (outs), (ins vsrprc:$XTp, (memrr $RA, $RB):$addr),
11721172
"stxvpx $XTp, $addr", IIC_LdStLFD,
11731173
[]>;
11741174
}

0 commit comments

Comments
 (0)