Skip to content

Commit 99cd5c4

Browse files
authored
Update authors in bitwise consistent train inference post
Signed-off-by: Bram Wasti <bwasti@fb.com>
1 parent ff1b062 commit 99cd5c4

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

_posts/2025-11-10-bitwise-consistent-train-inference.md

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -70,5 +70,5 @@ Note that we did not use `torch.compile` for the TorchTitan model, and thus enfo
7070
While building this, testing was straightforward as we are able to use exact bitwise checks to ensure the forward logprobs and the perplexity generated by the trainer are identical. We will continue to improve the performance of vLLM and simplify the integration to support all TorchTitan models. To follow this work, please see the linked RFC: [#28326](https://github.com/vllm-project/vllm/issues/28326).
7171

7272
---
73-
*Acknowledgements:
74-
Bram Wasti, Teja Rao, Paul Zhang, Tianyu Liu, Zhuohan Li, Natalia Gimelshein*
73+
*Authors:
74+
Bram Wasti, Wentao Ye, Teja Rao, Michael Goin, Paul Zhang, Tianyu Liu, Natalia Gimelshein, Woosuk Kwon, Kaichao You, Zhuohan Li*

0 commit comments

Comments
 (0)