[LPC15xx] Ensure that PWM=1 is resolved correctly #3503
Merged
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Currently, when there's a conflict on timer events (like PWM low compare and period reset), it defaults to "do nothing" (keep previous output value). When the PWM duty cycle is changed directly from 0 to 1, the only events are conflict events (because both match values are equal) and the PWM gets stuck low. This changes the conflict resolution rules for set to take priority.
(this conflict case only comes up when PWM duty cycle is 1, in the 0 case there was already special case code to force the output low and stop the timer)