Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Fix compilation on Coq master. #491

Merged
merged 1 commit into from
May 31, 2023
Merged

Fix compilation on Coq master. #491

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
7 changes: 2 additions & 5 deletions backend/ValueDomain.v
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1129,13 +1129,10 @@ Qed.
Lemma ge_vincl: forall v w, vge v w -> vincl w v = true.
Proof.
induction 1; simpl; try (apply andb_true_intro; split); auto using ge_pincl, proj_sumbool_is_true.
all: try (unfold proj_sumbool; rewrite zle_true by lia; auto).
all: try (unfold proj_sumbool; rewrite zlt_true by lia; auto).
- apply is_uns_zero_ext in H0; rewrite H0. auto using proj_sumbool_is_true.
- unfold proj_sumbool; rewrite zle_true by auto. auto.
- unfold proj_sumbool; rewrite zle_true by lia. auto.
- apply is_sgn_sign_ext in H0; auto. rewrite H0. auto using proj_sumbool_is_true.
- unfold proj_sumbool; rewrite zlt_true by auto. auto.
- unfold proj_sumbool; rewrite zle_true by lia. auto.
- unfold proj_sumbool; rewrite zlt_true by lia. auto.
Qed.

(** Loading constants *)
Expand Down