Skip to content

Commit

Permalink
activity view panel, project selection
Browse files Browse the repository at this point in the history
  • Loading branch information
AndrewNolte committed May 9, 2024
1 parent d38bff7 commit 9d01fae
Show file tree
Hide file tree
Showing 10 changed files with 731 additions and 243 deletions.
48 changes: 24 additions & 24 deletions CONFIG.md
Original file line number Diff line number Diff line change
Expand Up @@ -35,6 +35,30 @@
Globs to exclude files


- `verilog.svStandard`: enum = SystemVerilog-2017

System Verilog standard to use

Options:
- SystemVerilog-2005
- SystemVerilog-2009
- SystemVerilog-2012
- SystemVerilog-2017

- `verilog.verilogStandard`: enum = Verilog-2005

System Verilog standard to use

Options:
- Verilog-95
- Verilog-2001
- Verilog-2005

- `verilog.formatDirs`: array = []

Directories to format


- `verilog.lint.slang.runAtFileLocation`: boolean = false

Run at file location
Expand Down Expand Up @@ -280,30 +304,6 @@
Formatter Selection


- `verilog.svStandard`: enum = SystemVerilog-2017

System Verilog standard to use

Options:
- SystemVerilog-2005
- SystemVerilog-2009
- SystemVerilog-2012
- SystemVerilog-2017

- `verilog.verilogStandard`: enum = Verilog-2005

System Verilog standard to use

Options:
- Verilog-95
- Verilog-2001
- Verilog-2005

- `verilog.formatDirs`: array = []

Directories to format


- `verilog.languageServer.svls.enabled`: boolean = false

Enable this Language Server
Expand Down
124 changes: 87 additions & 37 deletions package.json
Original file line number Diff line number Diff line change
Expand Up @@ -287,6 +287,35 @@
"description": "Globs to exclude files",
"type": "string"
},
"verilog.svStandard": {
"default": "SystemVerilog-2017",
"description": "System Verilog standard to use",
"type": "enum",
"enum": [
"SystemVerilog-2005",
"SystemVerilog-2009",
"SystemVerilog-2012",
"SystemVerilog-2017"
]
},
"verilog.verilogStandard": {
"default": "Verilog-2005",
"description": "System Verilog standard to use",
"type": "enum",
"enum": [
"Verilog-95",
"Verilog-2001",
"Verilog-2005"
]
},
"verilog.formatDirs": {
"default": [],
"description": "Directories to format",
"type": "array",
"items": {
"type": "string"
}
},
"verilog.lint.slang.runAtFileLocation": {
"default": false,
"description": "Run at file location",
Expand Down Expand Up @@ -555,35 +584,6 @@
"verible-verilog-format"
]
},
"verilog.svStandard": {
"default": "SystemVerilog-2017",
"description": "System Verilog standard to use",
"type": "enum",
"enum": [
"SystemVerilog-2005",
"SystemVerilog-2009",
"SystemVerilog-2012",
"SystemVerilog-2017"
]
},
"verilog.verilogStandard": {
"default": "Verilog-2005",
"description": "System Verilog standard to use",
"type": "enum",
"enum": [
"Verilog-95",
"Verilog-2001",
"Verilog-2005"
]
},
"verilog.formatDirs": {
"default": [],
"description": "Directories to format",
"type": "array",
"items": {
"type": "string"
}
},
"verilog.languageServer.svls.enabled": {
"default": false,
"description": "Enable this Language Server",
Expand Down Expand Up @@ -638,22 +638,72 @@
},
"commands": [
{
"command": "verilog.instantiateModule",
"title": "Verilog: Instantiate Module"
"command": "verilog.project.setTopLevel",
"title": "Verilog: Set Top Level",
"icon": "$(check)"
},
{
"command": "verilog.dev.updateConfig",
"title": "Verilog Dev: update config (package.json and CONFIG.md)"
"command": "verilog.project.selectTopLevel",
"title": "Verilog: Select Top Level"
},
{
"command": "verilog.project.showSourceFile",
"title": "Show Module"
},
{
"command": "verilog.reindex",
"title": "Verilog: Reindex files"
"title": "Reindex"
},
{
"command": "verilog.lint",
"title": "Verilog: Rerun lint tool"
"command": "verilog.instantiateModule",
"title": "Instantiate Module"
},
{
"command": "extdev.updateConfig",
"title": "Extdev: update config (package.json and CONFIG.md)"
}
]
],
"viewsContainers": {
"activitybar": [
{
"id": "verilog",
"title": "Verilog",
"icon": "$(chip)"
}
],
"panel": []
},
"views": {
"verilog": [
{
"id": "verilog.project",
"name": "Project"
}
]
},
"viewsWelcome": [
{
"view": "verilog.project",
"contents": "[Select top level](command:verilog.project.selectTopLevel)"
}
],
"menus": {
"view/title": [
{
"command": "verilog.project.setTopLevel",
"when": "view == verilog.project",
"group": "navigation"
}
],
"view/item/context": [
{
"command": "verilog.project.showSourceFile",
"when": "viewItem == File",
"group": "inline"
}
],
"editor/title": []
}
},
"scripts": {
"compile-tests": "tsc -p . --outDir out",
Expand Down
8 changes: 7 additions & 1 deletion src/IndexComponent.ts
Original file line number Diff line number Diff line change
Expand Up @@ -63,7 +63,13 @@ export class IndexComponent extends ExtensionComponent {
if (fs.existsSync(sym)) {
return
}
await fs.promises.symlink(uri.fsPath, sym)
try {
await fs.promises.symlink(uri.fsPath, sym)
} catch (e) {
// sometimes existsSync doesn't catch it
// this.logger.warn(`Failed to create symlink ${sym} -> ${uri.fsPath}`)
// this.logger.warn(`Error message: ${e}`)
}
}

indexFile(uri: vscode.Uri) {
Expand Down
Loading

0 comments on commit 9d01fae

Please sign in to comment.