Skip to content
View AstralVX's full-sized avatar

Block or report AstralVX

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. riscvproc riscvproc Public

    RISC-V pipelined processor in SystemVerilog for an FPGA

    SystemVerilog

  2. AstralOS AstralOS Public

    x86-32 hobby OS with a custom BIOS and kernel

    Assembly

  3. aes-sv aes-sv Public

    AES128 (ECB) in SystemVerilog

    SystemVerilog