I am an electrical engineering student with expertise in leadership, team building, programming languages, hardware description languages, FPGAs and RISC-V.
- Mianwali
- in/muhammad-attaullah-khan-06a18a23b
Pinned Loading
-
-
cv32e40p
cv32e40p PublicForked from openhwgroup/cv32e40p
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
SystemVerilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.