Skip to content
View ChiranjitPatel's full-sized avatar
4 followers · 5 following

Block or report ChiranjitPatel

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. openLANE-Sky130 openLANE-Sky130 Public

  2. tt08_SignedAddSub_HDL tt08_SignedAddSub_HDL Public

    SystemVerilog

  3. tt10-SPI-8bit tt10-SPI-8bit Public

    SystemVerilog

  4. tt10-uart-8bit tt10-uart-8bit Public

    SystemVerilog

  5. tt10-Vedic_multiplier tt10-Vedic_multiplier Public

    SystemVerilog

  6. tt10-multiplier_UART_SPI tt10-multiplier_UART_SPI Public

    SystemVerilog