Skip to content

Issues: FPGA-Research-Manchester/FABulous

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

34 Open 39 Closed
34 Open 39 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Buffer in tiles
#249 opened Nov 13, 2024 by Sacoder0000
6
Xs in Demo Project Simulation
#246 opened Nov 5, 2024 by hhnurr
1
Difference in bitstream generation between master and dev branch
#245 opened Oct 29, 2024 by IAmMarcelJung
7
Dependency Revaluation
#236 opened Oct 2, 2024 by mole99
6
Persistent command line history not working on FABulous2.0 branch
#230 opened Aug 28, 2024 by IAmMarcelJung
3
What does the "desync_flag" parameter do?
#226 opened Aug 14, 2024 by RobB720
2
Configuration State Machine
#215 opened Jul 30, 2024 by RobB720
1
Waveform
#213 opened Jul 29, 2024 by CarlosQbit
2
LocalWriteStrobe output from eFPGA_Config
#206 opened Jul 3, 2024 by RobB720
2
Issue with io_oeb in User Design
#204 opened Jul 2, 2024 by IAmMarcelJung
5
Switch-Matrix contains commented-out ports
#201 opened Jun 27, 2024 by hoyer-ims
2
Configuration FrameStrobe Widths
#168 opened Apr 25, 2024 by RobB720
4
One-hot Mux Implementation
#166 opened Mar 5, 2024 by RobB720
5
Mux input ordering
#165 opened Mar 5, 2024 by RobB720
8
Missing configuration for CPU_IO
#160 opened Feb 21, 2024 by mole99
2
Code Formatter
#158 opened Feb 19, 2024 by mole99
7
Orientations of basic tiles
#157 opened Feb 19, 2024 by mole99
4
Improve CI
#156 opened Feb 19, 2024 by mole99
6 tasks
Merge Verilog and VHDL project templates
#155 opened Feb 17, 2024 by mole99
4
VHDL generation broken
#153 opened Feb 17, 2024 by mole99
FABulous API
#150 opened Feb 5, 2024 by mole99
4
Separate Fabric and Tile description
#149 opened Feb 5, 2024 by mole99
1
1
Workflow fail silently
#147 opened Feb 2, 2024 by KelvinChung2000
2
synthesis error
#145 opened Jan 27, 2024 by anudeepdharavathu
1
"eFPGA_top" parameters for larger fabric
#142 opened Dec 10, 2023 by anudeepdharavathu
4
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.