Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Yosys: Support compositional translation of sequential circuits #1880

Merged
merged 12 commits into from
Aug 10, 2023

Conversation

chameco
Copy link
Contributor

@chameco chameco commented Jun 15, 2023

This PR adds support for compositional translation of sequential circuits to the Yosys backend. In practice, this is a large refactoring of the yosys_import command - this command formerly supported only combinational circuits, but the changes here extend it to also support sequential circuits.

@chameco chameco added the subsystem: hardware Issues related to verification of hardware label Jun 15, 2023
Copy link
Contributor

@RyanGlScott RyanGlScott left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I am not at all an expert on the Yosys backend, so this is a very shallow review of the code. Let me know if there are parts that you think deserve closer scrutiny.

Also, do you think the Yosys backend is develop enough at this point to include more user-facing documentation, such as in the SAW manual and/or changelog?

src/SAWScript/Yosys/Utils.hs Outdated Show resolved Hide resolved
src/SAWScript/Yosys/Utils.hs Outdated Show resolved Hide resolved
src/SAWScript/Yosys/CompositionalTranslation.hs Outdated Show resolved Hide resolved
src/SAWScript/Yosys/CompositionalTranslation.hs Outdated Show resolved Hide resolved
@bboston7
Copy link
Contributor

bboston7 commented Aug 9, 2023

@RyanGlScott I think this is ready to merge, with your approval.

Also, do you think the Yosys backend is develop enough at this point to include more user-facing documentation, such as in the SAW manual and/or changelog?

Sam added a manual section in response to this.

doc/manual/manual.md Outdated Show resolved Hide resolved
bboston7 and others added 2 commits August 10, 2023 10:21
Co-authored-by: Ryan Scott <rscott@galois.com>
@bboston7 bboston7 added the PR: ready to merge Magic flag for pull requests to ask Mergify to merge given an approval and a successful CI run label Aug 10, 2023
@mergify mergify bot merged commit e0e94c6 into master Aug 10, 2023
38 checks passed
@mergify mergify bot deleted the sb/yosys-comp branch August 10, 2023 20:57
RyanGlScott added a commit that referenced this pull request Feb 1, 2024
RyanGlScott added a commit that referenced this pull request Feb 3, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
PR: ready to merge Magic flag for pull requests to ask Mergify to merge given an approval and a successful CI run subsystem: hardware Issues related to verification of hardware
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants