Skip to content
View Lawrence-lugs's full-sized avatar

Block or report Lawrence-lugs

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. CIDR_MLPerfTinyTorch CIDR_MLPerfTinyTorch Public

    Torch implementations of the MLPerfTiny models

    Python

  2. eyeriss eyeriss Public

    Row-stationary convolution accelerator

    SystemVerilog

  3. uLabSynopsysTraining uLabSynopsysTraining Public

    Files for Microlab/Synopsys training week aimed to develop digital design skilled targeted at open-source ASIC design

    Verilog

  4. tpu tpu Public

    systolic-array based convolution accelerator

    SystemVerilog

  5. QrAccelerator QrAccelerator Public

    Charge redistribution mixed signal DNN accelerator (digital part)

    Jupyter Notebook

  6. hwacc_design_garage hwacc_design_garage Public

    Various functions and resources to help in designing hardware AI accelerators

    Python