Skip to content

Merinyeldho/Low-Power-and-Area-Efficient-Carry-Select-Adder-CSLA-

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

9 Commits
 
 
 
 
 
 

Repository files navigation

Low-Power-and-Area-Efficient-Carry-Select-Adder-CSLA

Verilog implementation modified carry select adder

It make use of single RCA and Binary to Excess-1 Converter (BEC) instead of using dual RCAs to reduce area and power consumption The number of logic gates used in BEC is less than that of RCA. Thus BEC replaces the RCA with Cin=1

About

Verilog implementation modified carry select adder

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published