Skip to content
View MikeCovrado's full-sized avatar
💭
When I'm not working with open-source hardware, I'm sailing.
💭
When I'm not working with open-source hardware, I'm sailing.
  • Covrado
  • Ottawa, Ontario, Canada

Block or report MikeCovrado

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
MikeCovrado/README.md
  • 👋 Hi, I’m @MikeCovrado
  • 👀 I’m interested in open-source hardware, particularly RISC-V cores and MCUs.
  • 🌱 I’ve taken the Zero To ASIC course offered by @mattvenn.
  • 💞️ I’m looking to collaborate on a unique submission to efabless based on their Caravel project.
  • 📫 To reach me open an issue on any of my GitHub repos.

Popular repositories Loading

  1. GettingVerilatorStartedWithUVM GettingVerilatorStartedWithUVM Public

    Simple UVM environment for experimenting with Verilator.

    SystemVerilog 18 3

  2. simulate-gate simulate-gate Public

    Forked from mattvenn/simulate-gate

    Makefile

  3. magic-mosfet magic-mosfet Public

    Forked from mattvenn/magic-mosfet

    Makefile

  4. project2_1 project2_1 Public

    Forked from mattvenn/rgb_mixer

    Python

  5. formal_timer formal_timer Public

    Forked from mattvenn/formal_timer

    Verilog

  6. wrapped_rgb_mixer wrapped_rgb_mixer Public

    Forked from mattvenn/wrapped_rgb_mixer

    Verilog