Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

CICE updates to support IntelLLVM compiler #91

Closed
wants to merge 3 commits into from
Closed

CICE updates to support IntelLLVM compiler #91

wants to merge 3 commits into from

Commits on Sep 24, 2024

  1. Update Derecho Port 

    - update inteloneapi, validate, use -O1, problems with -check all.
- update cray to ncarenv/23.09 and cce/16.0.1, answers change
- update intel to ncarenv/23.09 and intel/2023.2.1, answer bit-for-bit
- update nvhpc to ncarenv/23.09 and nvhpc/23.7, answers change

Add ifndef __INTEL_LLVM_COMPILER (for intel oneapi) around an OMP
loop that the compiler doesn't handle properly (reported to intel)
in ice_history.F90.

Update QC documentation in the user guide to clarify where/how to run
the cice.t-test.py script.
    @apcraig
    apcraig committed Sep 24, 2024
    Configuration menu
    Copy the full SHA
    63887f3 View commit details
    Browse the repository at this point in the history

Commits on Sep 25, 2024

  1. No ncat,ntrcr in call icepack_aggregate in ice_prescribed_mod.F90

    @NickSzapiro-NOAA
    NickSzapiro-NOAA authored Sep 25, 2024
    Configuration menu
    Copy the full SHA
    51e3ee7 View commit details
    Browse the repository at this point in the history

Commits on Sep 26, 2024

  1. Update Derecho Port 

    PR as in CICE-Consortium#974
    @NickSzapiro-NOAA
    NickSzapiro-NOAA authored Sep 26, 2024
    Configuration menu
    Copy the full SHA
    bf66bf7 View commit details
    Browse the repository at this point in the history