Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Zvbb: support Zvbb instructions #105

Merged
merged 14 commits into from
Jan 31, 2024
Merged

Conversation

sinceforYy
Copy link
Contributor

support vandn.vv/vx,vbrev.v,vbrev8.v,vrev8.v,vclz.v,vctz.v,vcpop.v,vrol.vv/vx,vror.vv/vx/vi,vwsll.vv/vx/vi

@Ziyue-Zhang Ziyue-Zhang changed the title Zvbb:support Zvbb instructions Zvbb: support Zvbb instructions Jan 30, 2024
eewVd.is16,
),
Seq(
Mux(opcode.isClz, vs2(8*i+7+32,8*i+32) << 8.U, VecInit((vs2(8*i+7+32,8*i+32) << 8.U).asBools.reverse).asUInt),
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

may have bug when vs2(8i+7+32,8i+32) == 0

@Ziyue-Zhang Ziyue-Zhang merged commit e1478c0 into OpenXiangShan:master Jan 31, 2024
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants