Skip to content

Actions: OpenXiangShan/nexus-am

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
40 workflow runs
40 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

feat(printf): add atomic_printf (#50) build tests for XiangShan #40: Commit c5d690d pushed by Tang-Haojin
December 26, 2024 07:34 55s master
master
December 26, 2024 07:34 55s
feat(printf): add atomic_printf build tests for XiangShan #39: Pull request #50 synchronize by Tang-Haojin
December 26, 2024 07:05 4m 40s safe_printf
safe_printf
December 26, 2024 07:05 4m 40s
feat(printf): add atomic_printf build tests for XiangShan #38: Pull request #50 opened by Tang-Haojin
December 26, 2024 04:33 56s safe_printf
safe_printf
December 26, 2024 04:33 56s
feat(multi-cores): printf and malloc are now thread-safe build tests for XiangShan #37: Commit 74bbc7f pushed by Tang-Haojin
December 16, 2024 10:27 1m 2s master
master
December 16, 2024 10:27 1m 2s
feat(multi-cores): allocate seperate stack for each hart in riscv64-xs config build tests for XiangShan #36: Pull request #49 opened by Siudya
December 16, 2024 10:22 1m 57s Siudya:smp-dev
Siudya:smp-dev
December 16, 2024 10:22 1m 57s
feat(multi-cores): allocate seperate stack for each hart in riscv64-xs config build tests for XiangShan #35: Pull request #46 synchronize by Siudya
December 16, 2024 08:50 1m 4s Siudya:master
Siudya:master
December 16, 2024 08:50 1m 4s
feat(apps): add icache ecc test build tests for XiangShan #34: Pull request #48 synchronize by ngc7331
December 16, 2024 06:43 57s icache-ecc-inject-test
icache-ecc-inject-test
December 16, 2024 06:43 57s
feat(apps): add icache ecc test build tests for XiangShan #33: Pull request #48 opened by ngc7331
December 15, 2024 16:26 56s icache-ecc-inject-test
icache-ecc-inject-test
December 15, 2024 16:26 56s
fix(plic, extintr): change INTR_REG_INDEX for correct raddr (#47) build tests for XiangShan #32: Commit f8d866b pushed by Tang-Haojin
December 10, 2024 15:55 1m 25s master
master
December 10, 2024 15:55 1m 25s
fix(plic, extintr): change INTR_REG_INDEX for correct raddr build tests for XiangShan #31: Pull request #47 opened by Tang-Haojin
December 10, 2024 15:04 2m 22s fix-intr-index
fix-intr-index
December 10, 2024 15:04 2m 22s
feat(multi-cores): allocate seperate stack for each hart in riscv64-xs config build tests for XiangShan #30: Pull request #46 opened by Siudya
December 8, 2024 08:09 59s Siudya:master
Siudya:master
December 8, 2024 08:09 59s
feat(memory): add mem bandwidth benchmark (#45) build tests for XiangShan #29: Commit c030f21 pushed by shinezyy
December 4, 2024 08:12 53s master
master
December 4, 2024 08:12 53s
feat(memory): add mem bandwidth benchmark build tests for XiangShan #28: Pull request #45 opened by shinezyy
December 4, 2024 08:09 58s memory-bw
memory-bw
December 4, 2024 08:09 58s
feat(memory): add mem latency benchmark (#44) build tests for XiangShan #27: Commit 015fa83 pushed by shinezyy
December 4, 2024 05:49 54s master
master
December 4, 2024 05:49 54s
Memory latency build tests for XiangShan #26: Pull request #44 synchronize by shinezyy
December 4, 2024 02:45 1m 26s memory-latency
memory-latency
December 4, 2024 02:45 1m 26s
Memory latency build tests for XiangShan #25: Pull request #44 synchronize by shinezyy
December 4, 2024 02:45 1m 5s memory-latency
memory-latency
December 4, 2024 02:45 1m 5s
Memory latency build tests for XiangShan #24: Pull request #44 opened by shinezyy
December 4, 2024 02:44 1m 5s memory-latency
memory-latency
December 4, 2024 02:44 1m 5s
feat(16550): add configureble 16550 for riscv64-xs (#43) build tests for XiangShan #23: Commit 6fc8d88 pushed by shinezyy
December 3, 2024 09:18 1m 36s master
master
December 3, 2024 09:18 1m 36s
feat(16550): add configureble 16550 for riscv64-xs build tests for XiangShan #22: Pull request #43 synchronize by shinezyy
December 3, 2024 09:07 59s 16550-on-fpga
16550-on-fpga
December 3, 2024 09:07 59s
feat(16550): add configureble 16550 for riscv64-xs build tests for XiangShan #21: Pull request #43 synchronize by shinezyy
December 3, 2024 03:37 53s 16550-on-fpga
16550-on-fpga
December 3, 2024 03:37 53s
feat(16550): add configureble 16550 for riscv64-xs build tests for XiangShan #20: Pull request #43 opened by shinezyy
December 3, 2024 03:35 1m 4s 16550-on-fpga
16550-on-fpga
December 3, 2024 03:35 1m 4s
doc: remind user to set AM_HOME in README (#42) build tests for XiangShan #19: Commit ef5492d pushed by shinezyy
December 3, 2024 02:33 2m 35s master
master
December 3, 2024 02:33 2m 35s
test: add atomic compare and swap tests. build tests for XiangShan #18: Commit ee1e699 pushed by huxuan0307
November 22, 2024 08:05 1m 3s master
master
November 22, 2024 08:05 1m 3s
doc: remind user to set AM_HOME in README build tests for XiangShan #17: Pull request #42 opened by shinezyy
November 21, 2024 09:17 1m 0s readme-am_home
readme-am_home
November 21, 2024 09:17 1m 0s
test: add atomic compare and swap tests. build tests for XiangShan #16: Pull request #41 opened by NewPaulWalker
November 19, 2024 03:20 59s NewPaulWalker:add_zacas
NewPaulWalker:add_zacas
November 19, 2024 03:20 59s