Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

v0.7.0 #48

Merged
merged 49 commits into from
Feb 19, 2023
Merged

v0.7.0 #48

merged 49 commits into from
Feb 19, 2023

Conversation

Paebbels
Copy link
Owner

@Paebbels Paebbels commented Feb 18, 2023

After splitting pyVHDLModel from pyVHDLParser and releasing 9 revisions it's time to work again on pyVHDlParser. The integration of pyVHDLModel into GHDL as pyGHDL.dom has pushed many things forward. In addition utility packages like pyTooling evolved to a version 2.x and now even to v2.12.3.

In 2022, several attempts where made in trying an alternative ANTRL4 based approach. Results are devastating, ultra slow and an ugliness of generated Python code.

So it's time to modernize pyVHDLParser!

New Features

  • Includes an updated ANTLR4 grammar description for VHDL-2019.
    It's not used by pyVHDLParer, because performance of ANTLR4 simply doesn't exist.
  • Added entrypoint in package description.

Changes

  • Bumped dependencies.
  • Adjustments to pyVHDLModel 0.23.x
  • Adjustments to pyTooling 2.12.x

Bug Fixes

None

Related Issues

Related Pull Requests

dependabot bot and others added 30 commits December 27, 2021 14:26
Bumps [pyvhdlmodel](https://GitHub.com/VHDL/pyVHDLModel) from 0.14.1 to 0.14.2.
- [Release notes](https://GitHub.com/VHDL/pyVHDLModel/releases)
- [Commits](https://GitHub.com/VHDL/pyVHDLModel/compare/v0.14.1...v0.14.2)

---
updated-dependencies:
- dependency-name: pyvhdlmodel
  dependency-type: direct:production
  update-type: version-update:semver-patch
...

Signed-off-by: dependabot[bot] <support@github.com>
Bumps [pyvhdlmodel](https://GitHub.com/VHDL/pyVHDLModel) from 0.14.2 to 0.14.3.
- [Release notes](https://GitHub.com/VHDL/pyVHDLModel/releases)
- [Commits](https://GitHub.com/VHDL/pyVHDLModel/compare/v0.14.2...v0.14.3)

---
updated-dependencies:
- dependency-name: pyvhdlmodel
  dependency-type: direct:production
  update-type: version-update:semver-patch
...

Signed-off-by: dependabot[bot] <support@github.com>
Bumps [pyvhdlmodel](https://GitHub.com/VHDL/pyVHDLModel) from 0.14.3 to 0.15.0.
- [Release notes](https://GitHub.com/VHDL/pyVHDLModel/releases)
- [Commits](https://GitHub.com/VHDL/pyVHDLModel/compare/v0.14.3...v0.15.0)

---
updated-dependencies:
- dependency-name: pyvhdlmodel
  dependency-type: direct:production
  update-type: version-update:semver-minor
...

Signed-off-by: dependabot[bot] <support@github.com>
@codecov
Copy link

codecov bot commented Feb 18, 2023

Codecov Report

Merging #48 (1d6ae16) into main (e2a0212) will decrease coverage by 17.91%.
The diff coverage is 16.44%.

@@             Coverage Diff             @@
##             main      #48       +/-   ##
===========================================
- Coverage   41.84%   23.93%   -17.91%     
===========================================
  Files          76      118       +42     
  Lines       10389    16447     +6058     
  Branches     2094     3728     +1634     
===========================================
- Hits         4347     3937      -410     
- Misses       5800    12257     +6457     
- Partials      242      253       +11     
Flag Coverage Δ
unittests 23.93% <16.44%> (-17.91%) ⬇️

Flags with carried forward coverage won't be shown. Click here to find out more.

Impacted Files Coverage Δ
pyVHDLParser/Base.py 100.00% <ø> (+10.00%) ⬆️
pyVHDLParser/Blocks/Assignment/SignalAssignment.py 0.00% <0.00%> (ø)
...VHDLParser/Blocks/Assignment/VariableAssignment.py 0.00% <0.00%> (ø)
...HDLParser/Blocks/Attribute/AttributeDeclaration.py 0.00% <0.00%> (ø)
...LParser/Blocks/Attribute/AttributeSpecification.py 0.00% <0.00%> (ø)
pyVHDLParser/Blocks/Comment.py 0.00% <0.00%> (ø)
pyVHDLParser/Blocks/Common.py 59.37% <0.00%> (ø)
pyVHDLParser/Blocks/ControlStructure/Case.py 23.30% <0.00%> (ø)
pyVHDLParser/Blocks/ControlStructure/Exit.py 16.09% <0.00%> (ø)
pyVHDLParser/Blocks/ControlStructure/ForLoop.py 25.14% <0.00%> (ø)
... and 202 more

📣 We’re building smart automated test selection to slash your CI/CD build times. Learn more

@Paebbels Paebbels marked this pull request as ready for review February 19, 2023 22:27
@Paebbels Paebbels merged commit 4bde2c4 into main Feb 19, 2023
@Paebbels Paebbels deleted the dev branch February 19, 2023 22:27
@Paebbels Paebbels restored the dev branch February 19, 2023 22:28
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant