-
Notifications
You must be signed in to change notification settings - Fork 2.5k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Add the gates ECR, iSwap, CY, SX, SXdg, DCX to the Clifford class #9623
Conversation
Thank you for opening a new pull request. Before your PR can be merged it will first need to pass continuous integration tests and be reviewed. Sometimes the review process can be slow, so please be patient. While you're waiting, please feel free to review other open PRs. While only a subset of people are authorized to approve pull requests for merging, everyone is encouraged to review open pull requests. Doing reviews helps reduce the burden on the core team and helps make the project's code better for everyone. One or more of the the following people are requested to review this:
|
Pull Request Test Coverage Report for Build 4244627651
💛 - Coveralls |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I know it's marked as WIP, but don't forget a release note when you're ready for final review.
) * add SX and SXdg gates * add CY, iSwap and ECR gates * add new gates to the Clifford docs * improve ECR * add more tests for the new gates * add ECR decomposition into Clifford gates to the equivalence library * update ECR in equivalence library * add DCX to clifford_circuits.py * add test for dcx * add release notes * more efficient synthesis of an ECR gate * change the release notes from features to bug fix --------- Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com> (cherry picked from commit 9128ebd)
) (#9640) * add SX and SXdg gates * add CY, iSwap and ECR gates * add new gates to the Clifford docs * improve ECR * add more tests for the new gates * add ECR decomposition into Clifford gates to the equivalence library * update ECR in equivalence library * add DCX to clifford_circuits.py * add test for dcx * add release notes * more efficient synthesis of an ECR gate * change the release notes from features to bug fix --------- Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com> (cherry picked from commit 9128ebd) Co-authored-by: Shelly Garion <46566946+ShellyGarion@users.noreply.github.com>
…skit#9623) * add SX and SXdg gates * add CY, iSwap and ECR gates * add new gates to the Clifford docs * improve ECR * add more tests for the new gates * add ECR decomposition into Clifford gates to the equivalence library * update ECR in equivalence library * add DCX to clifford_circuits.py * add test for dcx * add release notes * more efficient synthesis of an ECR gate * change the release notes from features to bug fix --------- Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
Summary
Close #9582
Add the following gates to the file
clifford_circuits.py
and to the equivalence library:Details and comments
This is also helpful for #9475