This is a multi-issue MIPS pipeline CPU implemented using Scala, featuring cache, static branch prediction and expection handling capabilities. It has passed all test cases and is empowered by the NJU-MIPS Project.
generated from chipsalliance/chisel-template
-
Notifications
You must be signed in to change notification settings - Fork 0
Shbinging/MIPS-Pipelined-CPU
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A MIPS pipeline CPU implemented using Chisel
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published