Name		Name	Last commit message	Last commit date
Latest commit History 7 Commits
LICENSE		LICENSE
README.md		README.md
design.v		design.v
testbench.v		testbench.v

Repository files navigation

bcd-to-7-segment

A Verilog Simulation of BCD to 7 Segment

Truth Table

Output

Screenshot From 2025-10-09 20-59-30

Screenshot From 2025-10-09 20-59-22

About

A Verilog Simulation of BCD to 7 Segment

BSD-2-Clause license

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%