Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Run a simple bare metal program? #9

Open
nachiket opened this issue Mar 14, 2024 · 1 comment
Open

Run a simple bare metal program? #9

nachiket opened this issue Mar 14, 2024 · 1 comment

Comments

@nachiket
Copy link

Is this a better repo to use for simple experiments than the original?

I see there's a pointer to running the ELF simulation at this URL: https://spinalhdl.github.io/VexiiRiscv-RTD/master/VexiiRiscv/HowToUse/index.html

How/where do I supply my own code to generate an ELF for functional and performance evaluation?

@Dolu1990
Copy link
Member

Is this a better repo to use for simple experiments than the original?

original meaning VexRiscv ? It is probably a bit early if you think about FPGA / SoC, but for raw CPU simulation, i think it is good.

I would say here :
ext/NaxSoftware/baremetal
you can add a new "project" there, then cd your project and "make rv32ima" for instance

note that by default, most option / optimization for the CPU architecture are disabled.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants