-
Notifications
You must be signed in to change notification settings - Fork 7
/
Copy patheqy_partition.cc
2149 lines (1870 loc) · 68.8 KB
/
eqy_partition.cc
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
Equivalence Checking with Yosys (eqy)
Copyright (C) 2020 Claire Xenia Wolf <claire@yosyshq.com>
Copyright (C) 2020 N. Engelhardt <nak@yosyshq.com>
Permission to use, copy, modify, and/or distribute this software for any
purpose with or without fee is hereby granted, provided that the above
copyright notice and this permission notice appear in all copies.
THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#include "kernel/yosys.h"
#include "kernel/sigtools.h"
#include "kernel/ffinit.h"
#include "kernel/mem.h"
#include "kernel/json.h"
USING_YOSYS_NAMESPACE
PRIVATE_NAMESPACE_BEGIN
struct Partition;
std::string increase_indent(const std::string &indent)
{
#ifndef NDEBUG
if (!log_force_debug)
return std::string();
if (indent.size() <= 40)
return indent + " ";
int i = -1;
if (sscanf(indent.c_str(), " %d", &i) == 1)
return stringf("%*s%d> ", 40, "", i+2);
return stringf("%*s%d> ", 40, "", GetSize(indent)+2);
#else
return std::string();
#endif
}
struct EqyPartitionWorker
{
std::vector<std::unique_ptr<Partition>> partitions;
std::vector<std::vector<std::string>> rules;
pool<SigBit> bind_database;
pool<SigBit> solo_database;
dict<SigBit, pool<SigBit>> group_database;
dict<std::string, int> name_database;
pool<SigBit> amend_database;
pool<SigBit> noamend_database;
dict<SigBit, int> po_fragment_index;
dict<SigBit, int> po_partition_index;
dict<SigBit, pool<int>> pi_fragments_index;
dict<SigBit, pool<int>> pi_partitions_index;
Module *gold, *gate;
SigMap gold_sigmap;
SigMap gate_sigmap;
FfInitVals gold_initvals;
FfInitVals gate_initvals;
dict<SigBit, tuple<Cell*, IdString, int>> gold_drivers;
dict<SigBit, tuple<Cell*, IdString, int>> gate_drivers;
dict<SigBit, pool<SigBit>> aliases;
dict<SigBit, SigBit> raliases;
dict<SigBit, State> constants;
pool<SigBit> queue;
dict<SigBit, SigBit> gold_matches;
dict<SigBit, SigBit> gate_matches;
dict<Cell*, Cell*> gold_matched_cells;
dict<Cell*, Cell*> gate_matched_cells;
std::vector<tuple<int, SigBit, SigBit>> grouped_matches;
pool<std::pair<IdString, IdString>> match_group_names;
Partition *partition(int index)
{
return partitions.at(index).get();
}
void check_integrity();
void register_drivers(Module *m, SigMap &sm, dict<SigBit, tuple<Cell*, IdString, int>> &db)
{
for (auto cell : m->cells()) {
for (auto &conn : cell->connections()) {
if (cell->input(conn.first))
continue;
for (int i = 0; i < GetSize(conn.second); i++) {
SigBit bit = sm(conn.second[i]);
if (db.count(bit) != 0)
log_error("Multiple drivers for %s.\n", log_signal(bit));
db[bit] = tuple<Cell*, IdString, int>(cell, conn.first, i);
}
}
}
}
EqyPartitionWorker(Module *gold, Module *gate) : gold(gold), gate(gate), gold_sigmap(gold),
gate_sigmap(gate), gold_initvals(&gold_sigmap, gold), gate_initvals(&gate_sigmap, gate)
{
register_drivers(gold, gold_sigmap, gold_drivers);
register_drivers(gate, gate_sigmap, gate_drivers);
}
void add_rule(const std::vector<std::string> &rule)
{
// Copy data from collect rules into local databases
if (rule[0] == "group" && GetSize(rule) >= 2) {
SigBit firstBit;
bool foundFirstBit = false;
for (int i = 1; i < GetSize(rule); i++) {
SigSpec sig = gold_sigmap(gold->wire("\\" + rule[i]));
sig.remove_const();
for (auto bit : sig) {
if (!queue.count(bit))
continue;
if (foundFirstBit) {
group_database[firstBit].insert(bit);
group_database[bit].insert(firstBit);
} else {
firstBit = bit;
foundFirstBit = true;
}
}
}
return;
}
if (rule[0] == "bind" && GetSize(rule) == 2) {
for (SigBit bit : gold_sigmap(gold->wire("\\" + rule[1])))
if (gold_drivers.count(bit))
bind_database.insert(bit);
return;
}
if (rule[0] == "solo" && GetSize(rule) == 2) {
for (SigBit bit : gold_sigmap(gold->wire("\\" + rule[1])))
solo_database.insert(bit);
return;
}
// Store partition rules for after the collect step is done
rules.push_back(rule);
}
void add_match(SigBit gold_bit, SigBit gate_bit, std::string indent = "")
{
gold_bit = gold_sigmap(gold_bit);
gate_bit = gate_sigmap(gate_bit);
grouped_matches.push_back({match_group_names.size() - 1, gold_bit, gate_bit});
if (!gold_bit.wire)
return;
log_debug("%sbit match: %s <-> %s\n", indent.c_str(), log_signal(gold_bit), log_signal(gate_bit));
if (!gate_bit.wire) {
if (!constants.count(gold_bit))
log("found constant gate bit for gold bit %s: %s\n", log_signal(gold_bit), log_signal(gate_bit));
else if (constants.at(gold_bit) != State(gate_bit.data))
log("conflicting constants for gold bit %s: %s vs %s\n", log_signal(gold_bit),
log_signal(constants.at(gold_bit)), log_signal(gate_bit));
constants[gold_bit] = State(gate_bit.data);
}
if (gold_drivers.count(gold_bit)) {
auto &driver = gold_drivers.at(gold_bit);
if (gold_matched_cells.count(std::get<0>(driver)))
queue.erase(gold_bit);
else
queue.insert(gold_bit);
} else {
queue.erase(gold_bit);
}
if (gold_matches.count(gold_bit) && gold_matches.at(gold_bit) != gate_bit) {
log_error("conflicting matches for gold bit %s: %s vs %s\n", log_signal(gold_bit),
log_signal(gold_matches.at(gold_bit)), log_signal(gate_bit));
}
if (gate_matches.count(gate_bit) && gate_matches.at(gate_bit) != gold_bit) {
SigBit master_gold_bit = gate_matches.at(gate_bit);
if (raliases.count(gold_bit) == 0)
log("found gold bit aliases via gate bit %s: %s vs %s\n", log_signal(gate_bit),
log_signal(master_gold_bit), log_signal(gold_bit));
else if (raliases.at(gold_bit) != master_gold_bit)
log_error("conflicting aliases for gold bit %s: %s vs %s\n", log_signal(gold_bit),
log_signal(raliases.at(gold_bit)), log_signal(master_gold_bit));
aliases[master_gold_bit].insert(master_gold_bit);
aliases[master_gold_bit].insert(gold_bit);
raliases[gold_bit] = master_gold_bit;
} else if (gate_bit.wire) {
gate_matches[gate_bit] = gold_bit;
}
gold_matches[gold_bit] = gate_bit;
}
void add_match(SigSpec gold_sig, SigSpec gate_sig, std::string indent = "")
{
log_debug("%ssignal match: %s <-> %s\n", indent.c_str(), log_signal(gold_sig), log_signal(gate_sig));
for (int i = 0; i < GetSize(gold_sig) && i < GetSize(gate_sig); i++)
add_match(gold_sig[i], gate_sig[i], increase_indent(indent));
}
void add_match(Cell *gold_cell, Cell *gate_cell, std::string indent = "")
{
if (gold_matched_cells.count(gold_cell) && gold_matched_cells.at(gold_cell) != gate_cell)
log_error("conflicting matches for gold cell %s: %s vs %s\n", log_id(gold_cell),
log_id(gold_matched_cells.at(gold_cell)), log_id(gate_cell));
if (gate_matched_cells.count(gate_cell) && gate_matched_cells.at(gate_cell) != gold_cell)
log_error("conflicting matches for gate cell %s: %s vs %s\n", log_id(gate_cell),
log_id(gate_matched_cells.at(gate_cell)), log_id(gold_cell));
gold_matched_cells[gold_cell] = gate_cell;
gate_matched_cells[gate_cell] = gold_cell;
log_debug("%scell match: %s <-> %s\n", indent.c_str(), log_id(gold_cell), log_id(gate_cell));
for (auto &conn : gold_cell->connections())
if (gate_cell->connections().count(conn.first))
add_match(conn.second, gate_cell->connections().at(conn.first), increase_indent(indent));
}
void add_match(IdString gold_id, IdString gate_id, std::string indent = "")
{
auto group = std::make_pair(gold_id, gate_id);
if (match_group_names.count(group))
return;
match_group_names.insert(group);
log_debug("%sid match: %s <-> %s\n", indent.c_str(), log_id(gold_id), log_id(gate_id));
Cell *gold_cell = gold->cell(gold_id);
Cell *gate_cell = gate->cell(gate_id);
if (gold_cell || gate_cell)
{
if (!gold_cell)
log_error("Can't find cell %s in gold circuit.\n", log_id(gold_id));
if (!gate_cell)
log_error("Can't find cell %s in gate circuit.\n", log_id(gate_id));
add_match(gold_cell, gate_cell, increase_indent(indent));
return;
}
Wire *gold_wire = gold->wire(gold_id);
Wire *gate_wire = gate->wire(gate_id);
if (gold_wire || gate_wire)
{
if (!gold_wire)
log_error("Can't find wire %s in gold circuit.\n", log_id(gold_id));
if (!gate_wire)
log_error("Can't find wire %s in gate circuit.\n", log_id(gate_id));
add_match(SigSpec(gold_wire), SigSpec(gate_wire), increase_indent(indent));
return;
}
}
Partition *create_partition();
Partition *create_full_partition();
void create_partitions();
void merge_partitions();
void write(bool fragments, std::ofstream &list_file);
};
struct Partition
{
vector<std::string> names;
int name_priority = 0;
EqyPartitionWorker *worker;
pool<int> amend_with;
int merged_into = -1;
int index;
pool<int> info_merged_hier;
pool<int> info_merged_flat;
pool<int> info_amended;
// A 'superseded' partition was replaced by merging it into another partition, making that
// other partition responsible for proving the POs that used to belong to this partition.
bool superseded = false;
// A 'fragment' partition is the original partition for a PO (or a set of merged-early POs),
// before merging partitions and/or importing gold data from one partition into another.
bool fragment = false;
// A 'marked final' partition should not be modified by any further [partition] commands.
bool marked_final = false;
// A special partition that contains everything, mostly for debugging
bool full_part = false;
pool<SigBit> inbits, outbits, crossbits;
pool<SigBit> gold_bits, gate_bits;
pool<Cell*> gold_cells, gate_cells;
pool<SigBit> amended_bits;
pool<Cell*> amended_cells;
Partition(EqyPartitionWorker *worker) : worker(worker), index(GetSize(worker->partitions)) { }
bool active_fragment()
{
return fragment && (merged_into == -1 || !worker->partition(merged_into)->fragment);
}
// Create a unique non-fragment clone of this partition and mark this partition as superseded.
Partition *make_get_nonfragment()
{
if (merged_into >= 0) {
Partition *other = worker->partition(merged_into)->make_get_nonfragment();
merged_into = other->index;
return other;
}
log_assert(!superseded);
log_assert(!full_part);
if (!fragment)
return this;
Partition *other = worker->create_partition();
merged_into = other->index;
superseded = true;
other->info_merged_hier.insert(index);
other->info_merged_flat.insert(index);
other->info_merged_flat.insert(info_merged_flat.begin(), info_merged_flat.end());
log(" Cloning partition %d into non-fragment partition %d.\n", index, merged_into);
other->names = names;
other->name_priority = name_priority;
other->amend_with = amend_with;
other->inbits = inbits;
other->outbits = outbits;
log_assert(crossbits.empty());
other->gold_bits = gold_bits;
other->gate_bits = gate_bits;
other->gold_cells = gold_cells;
other->gate_cells = gate_cells;
for (auto bit : inbits) {
worker->pi_partitions_index[bit].erase(index);
worker->pi_partitions_index[bit].insert(other->index);
}
for (auto bit : outbits) {
worker->po_partition_index[bit] = other->index;
}
return other;
}
// Merge the other partition into this partition, and mark the other partiton as
// superseded. POs of the other partiton become POs of this partition, potentially replacing
// existing PIs of this partiton. PIs of the other partition becme PIs of this partition,
// unless those nets already exist (as PIs, POs, or internal nets).
void merge(Partition *other)
{
log_assert(!superseded);
log_assert(!other->superseded);
log_assert(!full_part);
log_assert(!other->full_part);
other->superseded = true;
other->merged_into = index;
info_merged_hier.insert(other->index);
info_merged_flat.insert(other->index);
info_merged_flat.insert(other->info_merged_flat.begin(), other->info_merged_flat.end());
if (other->name_priority) {
if (name_priority && name_priority < other->name_priority) {
names.insert(names.end(), other->names.begin(), other->names.end());
} else {
auto new_names = other->names;
new_names.insert(new_names.end(), names.begin(), names.end());
name_priority = other->name_priority;
names = new_names;
}
}
for (int p : other->amend_with)
amend_with.insert(p);
for (auto bit : other->inbits) {
if (!gold_bits.count(bit))
inbits.insert(bit);
}
for (auto bit : other->outbits) {
if (inbits.count(bit)) {
if (fragment) {
worker->pi_fragments_index[bit].erase(index);
if (worker->pi_fragments_index[bit].empty())
worker->pi_fragments_index.erase(bit);
}
worker->pi_partitions_index[bit].erase(index);
if (worker->pi_partitions_index[bit].empty())
worker->pi_partitions_index.erase(bit);
inbits.erase(bit);
}
outbits.insert(bit);
}
log_assert(crossbits.empty());
log_assert(other->crossbits.empty());
gold_bits.insert(other->gold_bits.begin(), other->gold_bits.end());
gate_bits.insert(other->gate_bits.begin(), other->gate_bits.end());
gold_cells.insert(other->gold_cells.begin(), other->gold_cells.end());
gate_cells.insert(other->gate_cells.begin(), other->gate_cells.end());
if (fragment && other->fragment) {
for (auto bit : other->inbits) {
worker->pi_fragments_index[bit].erase(other->index);
if (worker->pi_fragments_index[bit].empty())
worker->pi_fragments_index.erase(bit);
}
}
for (auto bit : other->inbits) {
worker->pi_partitions_index[bit].erase(other->index);
if (worker->pi_partitions_index[bit].empty())
worker->pi_partitions_index.erase(bit);
}
for (auto bit : inbits) {
if (fragment)
worker->pi_fragments_index[bit].insert(index);
worker->pi_partitions_index[bit].insert(index);
}
for (auto bit : outbits) {
if (fragment)
worker->po_fragment_index[bit] = index;
worker->po_partition_index[bit] = index;
}
}
// Copy the gold netlist of the other partition into the gold netlist of this partition.
// POs of the other partiton become "crossbits" nets of this partition, potentially replacing
// existing PIs of this partiton. PIs of the other partition become PIs of this partition,
// unless those nets already exist (as PIs, POs, or internal nets).
void import(const Partition *other)
{
log_assert(!superseded);
log_assert(other->fragment);
log_assert(!full_part);
log_assert(!other->full_part);
info_amended.insert(other->index);
for (auto bit : other->inbits) {
if (!gold_bits.count(bit)) {
inbits.insert(bit);
gate_bits.insert(worker->gold_matches.at(bit));
}
}
for (auto bit : other->outbits) {
if (outbits.count(bit))
continue;
if (inbits.count(bit))
inbits.erase(bit);
auto gate_bit = worker->gold_matches.at(bit);
#if 0
crossbits.insert(bit);
gate_bits.insert(gate_bit);
#else
auto gate_cell = get<0>(worker->gate_drivers.at(gate_bit));
if (gate_cells.count(gate_cell) == 0) {
crossbits.insert(bit);
gate_bits.insert(gate_bit);
}
#endif
}
log_assert(other->crossbits.empty());
for (auto bit : other->gold_bits) {
if (gold_bits.count(bit))
continue;
gold_bits.insert(bit);
amended_bits.insert(bit);
}
for (auto cell : other->gold_cells) {
if (gold_cells.count(cell))
continue;
gold_cells.insert(cell);
amended_cells.insert(cell);
}
}
void add(SigBit gold_bit)
{
pool<SigBit> found_matched_bits;
gold_bit = worker->gold_sigmap(gold_bit);
log_assert(!superseded);
log_assert(full_part || fragment);
log_assert(worker->queue.count(gold_bit));
worker->queue.erase(gold_bit);
std::function<void(SigBit,bool,bool,const std::string&)> add_bit_f;
std::function<void(Cell*,bool,const std::string&)> add_cell_f;
add_bit_f = [&](SigBit bit, bool in_gold, bool isoutput, const std::string &indent)->void
{
auto &gg_sigmap = in_gold ? worker->gold_sigmap : worker->gate_sigmap;
auto &gg_drivers = in_gold ? worker->gold_drivers : worker->gate_drivers;
auto &gg_matches = in_gold ? worker->gold_matches : worker->gate_matches;
auto &gg_bits = in_gold ? gold_bits : gate_bits;
bit = gg_sigmap(bit);
if (!bit.wire)
return;
bool insert_bit = !gg_bits.count(bit);
if (gg_matches.count(bit))
{
SigBit xx_bit = gg_matches.at(bit);
SigBit gold_bit = in_gold ? bit : xx_bit;
if (isoutput)
insert_bit = true;
if (outbits.count(gold_bit))
isoutput = true;
}
bool isinput = false;
bool run_other = false;
if (insert_bit)
{
gg_bits.insert(bit);
if (gg_matches.count(bit))
{
SigBit xx_bit = gg_matches.at(bit);
SigBit gold_bit = in_gold ? bit : xx_bit;
if (isoutput) {
run_other = !outbits.count(gold_bit);
outbits.insert(gold_bit);
worker->queue.erase(gold_bit);
if (!full_part) {
worker->po_fragment_index[gold_bit] = index;
worker->po_partition_index[gold_bit] = index;
}
if (inbits.count(gold_bit)) {
inbits.erase(gold_bit);
if (!full_part) {
worker->pi_fragments_index[gold_bit].erase(index);
if (worker->pi_fragments_index[gold_bit].empty())
worker->pi_fragments_index.erase(gold_bit);
worker->pi_partitions_index[gold_bit].erase(index);
if (worker->pi_partitions_index[gold_bit].empty())
worker->pi_partitions_index.erase(gold_bit);
}
}
} else if (full_part ? !worker->gold_drivers.count(gold_bit) :
!worker->bind_database.count(gold_bit)) {
isinput = true;
run_other = !inbits.count(gold_bit);
inbits.insert(gold_bit);
if (!full_part) {
worker->pi_fragments_index[gold_bit].insert(index);
worker->pi_partitions_index[gold_bit].insert(index);
}
}
}
else
{
log_assert(!isoutput);
}
}
log_debug("%sadd_bit_f %s %s%s%s: %s%s\n", indent.c_str(),
log_signal(bit), in_gold ? "gold" : "gate",
isoutput ? " [output]" : "", isinput ? " [input]" : "",
insert_bit ? "insert" : "skip", run_other ? "+" : "");
if (run_other) {
SigBit xx_bit = gg_matches.at(bit);
add_bit_f(xx_bit, !in_gold, isoutput, increase_indent(indent));
}
if (insert_bit && !isinput && gg_drivers.count(bit)) {
auto const &driver = gg_drivers.at(bit);
auto driver_cell = std::get<0>(driver);
add_cell_f(driver_cell, in_gold, increase_indent(indent));
}
};
add_cell_f = [&](Cell *cell, bool in_gold, const std::string &indent)->void
{
auto &gg_sigmap = in_gold ? worker->gold_sigmap : worker->gate_sigmap;
auto &gg_matches = in_gold ? worker->gold_matches : worker->gate_matches;
auto &gg_cells = in_gold ? gold_cells : gate_cells;
bool insert_cell = !gg_cells.count(cell);
log_debug("%sadd_cell_f %s %s: %s\n", indent.c_str(), log_id(cell),
in_gold ? "gold" : "gate", insert_cell ? "insert" : "skip");
if (!insert_cell)
return;
gg_cells.insert(cell);
for (auto &conn : cell->connections()) {
if (cell->input(conn.first))
for (auto bit : conn.second)
add_bit_f(bit, in_gold, false, increase_indent(indent));
if (!full_part && cell->output(conn.first))
for (auto bit : gg_sigmap(conn.second))
if (gg_matches.count(bit) && !worker->solo_database.count(bit))
found_matched_bits.insert(in_gold ? bit : gg_matches.at(bit));
}
};
bool isoutput = !full_part || gold_bit.wire->port_output;
log("Adding %soutput bit %s to partition %d.\n", isoutput ? "" : "non-", log_signal(gold_bit), index);
add_bit_f(gold_bit, true, isoutput, stringf("p%d> ", index));
if (!isoutput)
add_bit_f(worker->gold_matches.at(gold_bit), false, false, stringf("p%d> ", index));
if (!full_part)
{
pool<SigBit> empty = {};
for (auto &bit : worker->aliases.at(worker->raliases.at(gold_bit, gold_bit), empty))
if (!worker->solo_database.count(bit))
found_matched_bits.insert(bit);
if (worker->solo_database.count(gold_bit))
found_matched_bits.clear();
if (worker->group_database.count(gold_bit))
for (auto &bit : worker->group_database.at(gold_bit))
found_matched_bits.insert(bit);
for (auto &bit : found_matched_bits) {
if (worker->queue.count(bit))
add(bit);
else if (worker->po_fragment_index.count(bit)) {
int idx = worker->po_fragment_index.at(bit);
if (idx != index) {
log("Adding bit %s to partition %d by merging partition %d.\n", log_signal(bit), index, idx);
merge(worker->partition(idx));
}
}
}
}
}
Design *write(IdString partname, const std::string &filename_prefix, bool &xbits_partition, bool fragment = false)
{
xbits_partition = false;
log("Writing %s %d as %s.\n", fragment ? "fragment" : "partition", index, log_id(partname));
PrettyJson json;
std::string filename = filename_prefix + ".json";
if (!json.write_to_file(filename))
log_error("Can't open file `%s' for writing: %s\n", filename.c_str(), strerror(errno));
json.begin_object(); // top-level
json.name(fragment ? "fragment" : "partition");
json.begin_object(); // fragment/partition
json.entry("index", index);
json.entry("name", log_id(partname));
dict<std::string, pool<int>> json_bits;
auto write_json_bits = [&](const char *name)->void {
json.name(name);
json.begin_object(); // bits name
json_bits.sort();
for (auto &it : json_bits) {
json.name(it.first.c_str());
json.begin_array();
it.second.sort();
for (int i : it.second) {
json.value(i);
}
json.end_array();
}
json.end_object(); // bits name
json_bits.clear();
};
for (auto &bit : inbits)
json_bits[unescape_id(bit.wire->name)].insert(bit.offset);
write_json_bits("inbits");
for (auto &bit : outbits)
json_bits[unescape_id(bit.wire->name)].insert(bit.offset);
write_json_bits("outbits");
if (fragment) {
log_assert(crossbits.empty());
} else {
for (auto &bit : crossbits)
json_bits[unescape_id(bit.wire->name)].insert(bit.offset);
write_json_bits("crossbits");
}
json.end_object(); // fragment/partition
Design *partdesign = new Design();
Module *mod_gold = partdesign->addModule("\\gold." + partname.substr(1));
Module *mod_gate = partdesign->addModule("\\gate." + partname.substr(1));
std::vector<pair<int, IdString>> pi_layout, cp_layout, mp_layout, po_layout;
auto copy_mod_contents = [&](bool in_gold, const SigSpec &pi, const SigSpec &cp,
const SigSpec &mp, const SigSpec &po, const SigSig &conn)->void
{
json.name(stringf("%s_module", in_gold ? "gold" : "gate").c_str());
json.begin_object(); // {gold,gate}_module
json.entry("name", log_id(mod_gold));
// Module *in_mod = in_gold ? gold : gate;
Module *out_mod = in_gold ? mod_gold : mod_gate;
auto &sigmap = in_gold ? worker->gold_sigmap : worker->gate_sigmap;
auto &initvals = in_gold ? worker->gold_initvals : worker->gate_initvals;
auto &gg_bits = in_gold ? gold_bits : gate_bits;
auto &gg_cells = in_gold ? gold_cells : gate_cells;
dict<SigBit,SigBit> mapped_bits;
dict<Wire*,Wire*> mapped_wires;
pool<SigBit> pio_bits;
pio_bits.insert(pi.begin(), pi.end());
pio_bits.insert(cp.begin(), cp.end());
pio_bits.insert(mp.begin(), mp.end());
pio_bits.insert(po.begin(), po.end());
pool<SigBit> unused_inputs;
for (auto bit : pi) unused_inputs.insert(sigmap(bit));
if (!in_gold)
for (auto bit : cp) unused_inputs.insert(sigmap(bit));
for (auto bit : po) unused_inputs.erase(sigmap(bit));
if (in_gold)
for (auto bit : cp) unused_inputs.erase(sigmap(bit));
for (auto bit : gg_bits) {
Wire *w = bit.wire;
if (!w)
continue;
log_debug(" %s partition bit: %s\n", in_gold ? "gold" : "gate", log_signal(bit));
if (!mapped_wires.count(w)) {
Wire *ww = out_mod->addWire(w->name, GetSize(w));
log_debug(" %s partition wire: %s\n", in_gold ? "gold" : "gate", log_id(w));
// TBD: Copy some of the wire metadata
mapped_wires[w] = ww;
}
if (pio_bits.count(bit))
mapped_wires.at(w)->set_bool_attribute(ID::keep);
else if (w->name.isPublic())
json_bits[unescape_id(w->name)].insert(bit.offset);
mapped_bits[bit] = SigBit(mapped_wires.at(w), bit.offset);
}
write_json_bits("internal");
for (auto &it : mapped_wires) {
Wire *w = it.first, *ww = it.second;
for (int i = 0; i < GetSize(w); i++)
if (!mapped_bits.count(SigBit(w, i)))
out_mod->connect(SigBit(ww, i), State::Sz);
}
for (int i = 0; i < GetSize(conn.first); i++)
out_mod->connect(mapped_bits.at(conn.first[i]), conn.second[i].wire ? mapped_bits.at(conn.second[i]) : conn.second[i]);
SigMap out_sigmap(out_mod);
FfInitVals out_initvals(&out_sigmap, out_mod);
for (auto c : gg_cells)
{
Cell *cc = out_mod->addCell(c->name, c->type);
log_debug(" %s partition cell: %s\n", in_gold ? "gold" : "gate", log_id(cc));
// TBD: Copy some of the cell metadata
cc->parameters = c->parameters;
bool is_reg = RTLIL::builtin_ff_cell_types().count(c->type);
for (auto &conn : c->connections()) {
SigSpec s;
if (c->input(conn.first))
for (auto bit : conn.second)
unused_inputs.erase(sigmap(bit));
for (auto bit : sigmap(conn.second)) {
SigBit out_bit;
if (bit.wire == nullptr) {
if (in_gold && bit == State::Sx)
xbits_partition = true;
out_bit = bit;
} else if (c->output(conn.first) && (inbits.count(in_gold ? bit : worker->gate_matches.at(bit, bit)) ||
(!in_gold && crossbits.count(worker->gate_matches.at(bit, bit)))))
out_bit = out_mod->addWire(NEW_ID);
else if (mapped_bits.count(bit))
out_bit = mapped_bits.at(bit);
else
out_bit = out_mod->addWire(NEW_ID);
s.append(out_bit);
if (is_reg && conn.first == ID::Q && out_bit.is_wire()) {
auto initval = initvals(bit);
if (in_gold && initval == State::Sx)
xbits_partition = true;
out_initvals.set_init(out_bit, initval);
}
}
log_debug(" port %s: %s => %s => %s\n", log_id(conn.first), log_signal(conn.second),
log_signal(sigmap(conn.second)), log_signal(s));
cc->setPort(conn.first, s);
}
}
for (auto &bit : unused_inputs)
json_bits[unescape_id(bit.wire->name)].insert(bit.offset);
write_json_bits("unused");
json.entry("cellcount", GetSize(gg_cells));
json.entry("bitcount", GetSize(gg_bits));
json.end_object(); // {gold,gate}_module
SigSpec out_pi, out_po, out_cp, out_mp;
for (auto bit : sigmap(pi))
out_pi.append(bit.is_wire() ? mapped_bits.at(bit) : bit);
for (auto bit : sigmap(cp))
out_cp.append(bit.is_wire() ? mapped_bits.at(bit) : bit);
for (auto bit : sigmap(mp))
out_mp.append(bit.is_wire() ? mapped_bits.at(bit) : bit);
for (auto bit : sigmap(po))
out_po.append(bit.is_wire() ? mapped_bits.at(bit) : bit);
int port_idx = 0;
auto create_segments = [&](const std::vector<pair<int, IdString>> &layout, bool port_input, bool port_output) {
SigSpec segments;
for (auto element : layout) {
Wire *w = out_mod->addWire(element.second, element.first);
w->set_bool_attribute(ID::keep);
w->port_input = port_input;
w->port_output = port_output;
if (port_input || port_output)
w->port_id = ++port_idx;
segments.append(w);
}
return segments;
};
if (GetSize(pi)) {
#if 0
Wire *piw = out_mod->addWire("\\__pi", GetSize(pi));
piw->set_bool_attribute(ID::keep);
piw->port_input = true;
piw->port_id = ++port_idx;
out_mod->connect(out_pi, piw);
#else
out_mod->connect(out_pi, create_segments(pi_layout, true, false));
#endif
}
if (GetSize(cp)) {
#if 0
Wire *cpw = out_mod->addWire("\\__cp", GetSize(cp));
cpw->set_bool_attribute(ID::keep);
cpw->port_output = in_gold;
cpw->port_input = !in_gold;
cpw->port_id = ++port_idx;
if (in_gold)
out_mod->connect(cpw, out_cp);
else
out_mod->connect(out_cp, cpw);
#else
if (in_gold)
out_mod->connect(create_segments(cp_layout, false, true), out_cp);
else
out_mod->connect(out_cp, create_segments(cp_layout, true, false));
#endif
}
if (GetSize(mp)) {
#if 0
Wire *mpw = out_mod->addWire("\\__mp", GetSize(po));
mpw->set_bool_attribute(ID::keep);
pow->port_output = true;
pow->port_id = ++port_idx;
out_mod->connect(mpw, out_mp);
#else
out_mod->connect(create_segments(mp_layout, false, true), out_mp);
#endif
}
if (GetSize(po)) {
#if 0
Wire *pow = out_mod->addWire("\\__po", GetSize(po));
pow->set_bool_attribute(ID::keep);
pow->port_output = true;
pow->port_id = ++port_idx;
out_mod->connect(pow, out_po);
#else
out_mod->connect(create_segments(po_layout, false, true), out_po);
#endif
}
out_mod->fixup_ports();
};
SigSpec gold_pi, gold_cp, gold_mp, gold_po;
SigSpec gate_pi, gate_cp, gate_mp, gate_po;
SigSig gold_conn, gate_conn;
{
dict<SigBit, int> gate_pi_positions;
for (auto bit : inbits)
{
auto gate_bit = worker->gold_matches.at(bit);
if (gate_pi_positions.count(gate_bit)) {
int idx = gate_pi_positions.at(gate_bit);
log(" partition pi alias for bit %d: %s := %s <-> %s\n", idx, log_signal(bit), log_signal(gold_pi[idx]), log_signal(gate_bit));
gold_conn.first.append(bit);
gold_conn.second.append(gold_pi[idx]);
} else if (!gate_bit.wire) {
log(" partition pi alias for constant: %s <-> %s\n", log_signal(bit), log_signal(gate_bit));
gold_conn.first.append(bit);
gold_conn.second.append(gate_bit);
} else {
log(" partition pi bit %d: %s <-> %s\n", GetSize(gold_pi), log_signal(bit), log_signal(gate_bit));
gate_pi_positions[gate_bit] = GetSize(gold_pi);
gold_pi.append(bit);
gate_pi.append(gate_bit);
}
}
}
for (auto bit : crossbits)
{
auto gate_bit = worker->gold_matches.at(bit);
log(" partition cp bit %d: %s <-> %s\n", GetSize(gold_cp), log_signal(bit), log_signal(gate_bit));
gold_cp.append(bit);
gate_cp.append(gate_bit);
}
for (auto bit : gold_bits)
{
if (!worker->gold_matches.count(bit))
continue;
if (inbits.count(bit))
continue;
if (outbits.count(bit))
continue;
if (crossbits.count(bit))
continue;
auto gate_bit = worker->gold_matches.at(bit);
if (!gate_bits.count(gate_bit))
continue;
log(" partition mp bit %d: %s <-> %s\n", GetSize(gold_mp), log_signal(bit), log_signal(gate_bit));
gold_mp.append(bit);
gate_mp.append(gate_bit);
}
for (auto bit : outbits)
{
auto gate_bit = worker->gold_matches.at(bit);
log(" partition po bit %d: %s <-> %s\n", GetSize(gold_po), log_signal(bit), log_signal(gate_bit));