From: 14 May 2024 - To: 05 January 2025
Total Time: 233 hrs 33 mins
Rust 81 hrs 42 mins >>>>>>>>>---------------- 34.54 %
C 35 hrs 54 mins >>>>--------------------- 15.18 %
Go 30 hrs 7 mins >>>---------------------- 12.73 %
C++ 23 hrs 28 mins >>----------------------- 09.92 %
Python 16 hrs 3 mins >>----------------------- 06.79 %
Makefile 6 hrs 37 mins >------------------------ 02.80 %
SystemVerilog 6 hrs 27 mins >------------------------ 02.73 %
Text 5 hrs 47 mins >------------------------ 02.45 %
PHP 4 hrs 30 mins ------------------------- 01.91 %
Assembly 3 hrs 42 mins ------------------------- 01.57 %
🌴
On Something
Student of Computer Engineering at Cin-UFPE - Recife, PE
-
Cin - UFPE
- Pernambuco, Brazil
-
22:04
(UTC -03:00) - cin.ufpe.br/~lgpss
- @luizgust132
- https://lattes.cnpq.br/3310202128635156
- in/luiz-gustavo-a545b8317
- https://rxresu.me/zed201/infos
Highlights
- Pro
Pinned Loading
-
-
Projeto_IH_RISC-V
Projeto_IH_RISC-V PublicForked from nathaliafab/Projeto_IH_RISC-V
Arquivos base para o projeto da disciplina Infraestrutura de Hardware (IF674) no CIn-UFPE.
SystemVerilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.