This project belongs to CSEE 4823. The main goal is to develop a Finite Impulse Response filter in Verilog.
-
Notifications
You must be signed in to change notification settings - Fork 1
ZhipengFan1407/FIR-Filter
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
A 64-tap 16-bit FIR filter in Verilog.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published