Skip to content

Commit

Permalink
arm: dts: add trees for ZedBoard with AD7944, AD7985, and AD7986
Browse files Browse the repository at this point in the history
This adds trees for ZedBoard with AD7944, AD7985, and AD7986 evaluation
boards.

Signed-off-by: David Lechner <dlechner@baylibre.com>
  • Loading branch information
dlech committed Oct 11, 2023
1 parent c024a83 commit 393c0a6
Show file tree
Hide file tree
Showing 3 changed files with 269 additions and 0 deletions.
89 changes: 89 additions & 0 deletions arch/arm/boot/dts/zynq-zed-adv7511-ad7944.dts
Original file line number Diff line number Diff line change
@@ -0,0 +1,89 @@
// SPDX-License-Identifier: GPL-2.0
/*
* Analog Devices AD7944
* https://www.analog.com/en/products/ad7944.html
*
* hdl_project: <pulsar_adc_pmdz/zed>
* board_revision: <A>
*
* Copyright (C) 2023 Analog Devices Inc.
*/
/dts-v1/;

#include <dt-bindings/interrupt-controller/irq.h>

#include "zynq-zed.dtsi"
#include "zynq-zed-adv7511.dtsi"

/ {
vref: regulator-vref {
compatible = "regulator-fixed";
regulator-name = "fixed-supply";
regulator-min-microvolt = <4096000>;
regulator-max-microvolt = <4096000>;
regulator-always-on;
};
};

&fpga_axi {
adc_trigger: pwm@44b00000 {
compatible = "adi,axi-pwmgen";
reg = <0x44b00000 0x1000>;
label = "adc_conversion_trigger";
#pwm-cells = <2>;
clocks = <&clkc 17>;
};

rx_dma: rx-dmac@44a30000 {
compatible = "adi,axi-dmac-1.00.a";
reg = <0x44a30000 0x1000>;
#dma-cells = <1>;
interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clkc 17>;

adi,channels {
#size-cells = <0>;
#address-cells = <1>;

dma-channel@0 {
reg = <0>;
adi,source-bus-width = <32>;
adi,source-bus-type = <1>;
adi,destination-bus-width = <64>;
adi,destination-bus-type = <0>;
};
};
};

axi_spi_engine_0: spi@44a00000 {
compatible = "adi,axi-spi-engine-1.00.a";
reg = <0x44a00000 0x1000>;
interrupt-parent = <&intc>;
interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clkc 15>, <&clkc 17>;
clock-names = "s_axi_aclk", "spi_clk";
num-cs = <1>;

#address-cells = <0x1>;
#size-cells = <0x0>;

ad7944: adc@0 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "adi,pulsar,ad7944";
reg = <0>;
spi-max-frequency = <80000000>;
clocks = <&clkc 17>;
clock-names = "ref_clk";
dmas = <&rx_dma 0>;
dma-names = "rx";
pwms = <&adc_trigger 0 0>;
pwm-names = "cnv";
vref-supply = <&vref>;
channel@0 {
reg = <0>;
diff-channels = <0 1>;
};
};
};
};
90 changes: 90 additions & 0 deletions arch/arm/boot/dts/zynq-zed-adv7511-ad7985.dts
Original file line number Diff line number Diff line change
@@ -0,0 +1,90 @@
// SPDX-License-Identifier: GPL-2.0
/*
* Analog Devices AD7985
* https://www.analog.com/en/products/ad7985.html
*
* hdl_project: <pulsar_adc_pmdz/zed>
* board_revision: <A>
*
* Copyright (C) 2023 Analog Devices Inc.
*/
/dts-v1/;

#include <dt-bindings/interrupt-controller/irq.h>

#include "zynq-zed.dtsi"
#include "zynq-zed-adv7511.dtsi"

/ {
vref: regulator-vref {
compatible = "regulator-fixed";
regulator-name = "fixed-supply";
regulator-min-microvolt = <4096000>;
regulator-max-microvolt = <4096000>;
regulator-always-on;
};
};

&fpga_axi {
adc_trigger: pwm@44b00000 {
compatible = "adi,axi-pwmgen";
reg = <0x44b00000 0x1000>;
label = "adc_conversion_trigger";
#pwm-cells = <2>;
clocks = <&clkc 17>;
};

rx_dma: rx-dmac@44a30000 {
compatible = "adi,axi-dmac-1.00.a";
reg = <0x44a30000 0x1000>;
#dma-cells = <1>;
interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clkc 17>;

adi,channels {
#size-cells = <0>;
#address-cells = <1>;

dma-channel@0 {
reg = <0>;
adi,source-bus-width = <32>;
adi,source-bus-type = <1>;
adi,destination-bus-width = <64>;
adi,destination-bus-type = <0>;
};
};
};

axi_spi_engine_0: spi@44a00000 {
compatible = "adi,axi-spi-engine-1.00.a";
reg = <0x44a00000 0x1000>;
interrupt-parent = <&intc>;
interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clkc 15>, <&clkc 17>;
clock-names = "s_axi_aclk", "spi_clk";
num-cs = <1>;

#address-cells = <0x1>;
#size-cells = <0x0>;

ad7985: adc@0 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "adi,pulsar,ad7985";
reg = <0>;
spi-max-frequency = <80000000>;
clocks = <&clkc 17>;
clock-names = "ref_clk";
dmas = <&rx_dma 0>;
dma-names = "rx";
pwms = <&adc_trigger 0 0>;
pwm-names = "cnv";
vref-supply = <&vref>;
channel@0 {
reg = <0>;
diff-channels = <0 1>;
};
};
};
};

90 changes: 90 additions & 0 deletions arch/arm/boot/dts/zynq-zed-adv7511-ad7986.dts
Original file line number Diff line number Diff line change
@@ -0,0 +1,90 @@
// SPDX-License-Identifier: GPL-2.0
/*
* Analog Devices AD7986
* https://www.analog.com/en/products/ad7986.html
*
* hdl_project: <pulsar_adc_pmdz/zed>
* board_revision: <A>
*
* Copyright (C) 2023 Analog Devices Inc.
*/
/dts-v1/;

#include <dt-bindings/interrupt-controller/irq.h>

#include "zynq-zed.dtsi"
#include "zynq-zed-adv7511.dtsi"

/ {
vref: regulator-vref {
compatible = "regulator-fixed";
regulator-name = "fixed-supply";
regulator-min-microvolt = <4096000>;
regulator-max-microvolt = <4096000>;
regulator-always-on;
};
};

&fpga_axi {
adc_trigger: pwm@44b00000 {
compatible = "adi,axi-pwmgen";
reg = <0x44b00000 0x1000>;
label = "adc_conversion_trigger";
#pwm-cells = <2>;
clocks = <&clkc 17>;
};

rx_dma: rx-dmac@44a30000 {
compatible = "adi,axi-dmac-1.00.a";
reg = <0x44a30000 0x1000>;
#dma-cells = <1>;
interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clkc 17>;

adi,channels {
#size-cells = <0>;
#address-cells = <1>;

dma-channel@0 {
reg = <0>;
adi,source-bus-width = <32>;
adi,source-bus-type = <1>;
adi,destination-bus-width = <64>;
adi,destination-bus-type = <0>;
};
};
};

axi_spi_engine_0: spi@44a00000 {
compatible = "adi,axi-spi-engine-1.00.a";
reg = <0x44a00000 0x1000>;
interrupt-parent = <&intc>;
interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clkc 15>, <&clkc 17>;
clock-names = "s_axi_aclk", "spi_clk";
num-cs = <1>;

#address-cells = <0x1>;
#size-cells = <0x0>;

ad7986: adc@0 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "adi,pulsar,ad7986";
reg = <0>;
spi-max-frequency = <80000000>;
clocks = <&clkc 17>;
clock-names = "ref_clk";
dmas = <&rx_dma 0>;
dma-names = "rx";
pwms = <&adc_trigger 0 0>;
pwm-names = "cnv";
vref-supply = <&vref>;
channel@0 {
reg = <0>;
diff-channels = <0 1>;
};
};
};
};

0 comments on commit 393c0a6

Please sign in to comment.