Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

arch/xtensa: use arch atomic when enable iram heap #14805

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

arch/xtensa: use arch atomic when enable iram heap #14805

wants to merge 1 commit into from
+13 −0

Commits on Nov 20, 2024

  1. arch/xtensa: use arch atomic when enable iram heap 

    S32C1I instructions may target cached, cache-bypass,
and data RAM memory locations. S32C1I instructions
are not permitted to access memory addresses in data ROM,
instruction memory or the address region allocated to
the XLMI port. Attempts to direct the S32C1I at these
addresses will cause an exception.

Signed-off-by: zhangyuan29 <zhangyuan29@xiaomi.com>
    @zyfeier
    zyfeier committed Nov 20, 2024
    Configuration menu
    Copy the full SHA
    9266587 View commit details
    Browse the repository at this point in the history