Implement, in VHDL, a digital system that, starting from the FPGA 100Mhz clock signal, handles the operation modes of a semaphore.
By Marco Belotti, Antonio Vivace.
Digital Systems (Computer Science MSc) exam final project. Academic year 2017/2018.
-
Notifications
You must be signed in to change notification settings - Fork 0
Implement a semaphore with a Xilinx FPGA
License
avivace/VHDLtrafficlights
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Implement a semaphore with a Xilinx FPGA
Resources
License
Stars
Watchers
Forks
Packages 0
No packages published