Every logic analyzer available today samples asychrnously. On slower systems this is needlessly wasteful.
This logic analyzer works as a state mode capture. A clock on the device-under-test (DUT) drives the capture.
More to come...
-
Notifications
You must be signed in to change notification settings - Fork 0
RP2040-Based Logic Analyzer that captures "state" mode
License
baldengineer/State-Mode-Logic-Analyzer
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
RP2040-Based Logic Analyzer that captures "state" mode
Resources
License
Stars
Watchers
Forks
Packages 0
No packages published