Skip to content
lint

Fix: proper IR quirk handling for Xilinx FPGAs #1213

Sign in to view logs

Fix: proper IR quirk handling for Xilinx FPGAs

Fix: proper IR quirk handling for Xilinx FPGAs #1213

Triggered via pull request October 16, 2023 10:43
@lethalbitlethalbit
synchronize #1620
lethalbit:aki/xilinx
Status Success
Total duration 35s
Artifacts –

lint.yml

on: pull_request
pre-commit
23s
pre-commit
Fit to window
Zoom out
Zoom in