-
-
Notifications
You must be signed in to change notification settings - Fork 780
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Feature: Add support for Arterytek MCU AT32F405, F423 #1949
Conversation
a352680
to
b18c2f1
Compare
Enhanced support detail for AT32F405. Added nominal support for AT32F423 as well. Added doc references. Not tested. |
3acb590
to
93cc477
Compare
Tested to detect an AT32F437ZM device even under read protection level 1. That renders not just internal flash but also UID, F_SIZE, and option bytes, readable as 0xFF, but DEBUG_SER_ID can still be used on these three families for identification. |
a328567
to
00e2311
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
The patchset looks better - the comments are a lot clearer, thank you. With the only note we found this time taken care of, we'll get this merged.
* All of SRAM is declared regardless of parity checking * Two flash sizes are detected from idcode * DEBUG sleep and watchdog bits handling is enabled
5aafe37
to
6fc2a2d
Compare
6fc2a2d
to
85b4110
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM, merging. Thank you for the contribution!
Detailed description
at32f43_probe
.I do not have any chips accessible for that target and cannot test live, only read refmans. FPEC is at 0x40023C00, which is promising. USD and DBGMCU support not considered yet.
The generic F_SIZE method was used to not carry yet another table of Part IDs.
Your checklist for this pull request
Closing issues