Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

aot: implement a few more relocation types for riscv #2318

Merged
merged 1 commit into from
Jun 27, 2023

Conversation

yamt
Copy link
Collaborator

@yamt yamt commented Jun 26, 2023

Lightly tested on qemu riscv64.

@yamt
Copy link
Collaborator Author

yamt commented Jun 26, 2023

this partly fixes #2312

@@ -9,6 +9,8 @@
#define R_RISCV_64 2
#define R_RISCV_CALL 18
#define R_RISCV_CALL_PLT 19
#define R_RISCV_PCREL_HI20 23
#define R_RISCV_PCREL_LO12_I 24
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Should we also implement R_RISCV_PCREL_LO12_S (25)? We had implemented R_RISCV_LO12_S, the similar change can be applied to case R_RISCV_LO12_S, like the change to case R_RISCV_LO12_I.

Copy link
Collaborator Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

maybe. but i'm not sure how i can test it.

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

OK, let's merge this PR first, and implement R_RISCV_PCREL_LO12_S in the future if needed.

@wenyongh wenyongh merged commit 0a0739e into bytecodealliance:main Jun 27, 2023
victoryang00 pushed a commit to victoryang00/wamr-aot-gc-checkpoint-restore that referenced this pull request May 27, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants