-
Notifications
You must be signed in to change notification settings - Fork 1.3k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
riscv64: Implement a few misc SIMD instructions #6598
Conversation
02ba4e3
to
f542d5e
Compare
f542d5e
to
196ec71
Compare
Subscribe to Label Action
This issue or pull request has been labeled: "cranelift", "cranelift:area:riscv64", "isle"
Thus the following users have been cc'd because of the following labels:
To subscribe or unsubscribe from this label, edit the |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Nice!
test run | ||
target aarch64 | ||
target s390x | ||
target x86_64 ssse3 has_sse41=false |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
This may be a bit of a dated copy/paste now that SSSE3 is the baseline for x86_64 simd support, but I've only been doing this in tests that exercise post-SSE2 instructions which I'm not sure if select
does, but basically it's ok to delete this line if you'd like
eff39b5
to
8e54bf9
Compare
👋 Hey,
This is a number of changes that are all quite small and unrelated to each other but allow us to enable a few more SIMD tests. Each commit is unrelated to other commits, so reviewing them individually might make more sense.
The vector select instruction is implemented the preexisting scalar version of the instruction that uses a conditional branch over a move instruction. Vector move instructions were implemented in #6568 so we just needed to allocate a vector register and the existing code already works!
None of these commits have any relation to the
memory64
tests, I just tested enabling those and it looks like we already implement all required instructions.