Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

riscv64: Implement a few misc SIMD instructions #6598

Merged
merged 6 commits into from
Jun 17, 2023

Conversation

afonso360
Copy link
Contributor

👋 Hey,

This is a number of changes that are all quite small and unrelated to each other but allow us to enable a few more SIMD tests. Each commit is unrelated to other commits, so reviewing them individually might make more sense.

The vector select instruction is implemented the preexisting scalar version of the instruction that uses a conditional branch over a move instruction. Vector move instructions were implemented in #6568 so we just needed to allocate a vector register and the existing code already works!

None of these commits have any relation to the memory64 tests, I just tested enabling those and it looks like we already implement all required instructions.

@afonso360 afonso360 added the cranelift:area:riscv64 Issues related to the RISC-V 64 backend. label Jun 17, 2023
@afonso360 afonso360 requested review from a team as code owners June 17, 2023 11:03
@afonso360 afonso360 requested review from elliottt and removed request for a team June 17, 2023 11:03
@afonso360 afonso360 force-pushed the riscv-simd-misc-1 branch 2 times, most recently from 02ba4e3 to f542d5e Compare June 17, 2023 11:05
@afonso360 afonso360 force-pushed the riscv-simd-misc-1 branch from f542d5e to 196ec71 Compare June 17, 2023 12:25
@github-actions github-actions bot added cranelift Issues related to the Cranelift code generator isle Related to the ISLE domain-specific language labels Jun 17, 2023
@github-actions
Copy link

Subscribe to Label Action

cc @cfallin, @fitzgen

This issue or pull request has been labeled: "cranelift", "cranelift:area:riscv64", "isle"

Thus the following users have been cc'd because of the following labels:

  • cfallin: isle
  • fitzgen: isle

To subscribe or unsubscribe from this label, edit the .github/subscribe-to-label.json configuration file.

Learn more.

Copy link
Member

@alexcrichton alexcrichton left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Nice!

test run
target aarch64
target s390x
target x86_64 ssse3 has_sse41=false
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This may be a bit of a dated copy/paste now that SSSE3 is the baseline for x86_64 simd support, but I've only been doing this in tests that exercise post-SSE2 instructions which I'm not sure if select does, but basically it's ok to delete this line if you'd like

@afonso360 afonso360 enabled auto-merge June 17, 2023 18:48
@afonso360 afonso360 force-pushed the riscv-simd-misc-1 branch from eff39b5 to 8e54bf9 Compare June 17, 2023 20:51
@afonso360 afonso360 added this pull request to the merge queue Jun 17, 2023
Merged via the queue into bytecodealliance:main with commit 4756114 Jun 17, 2023
@afonso360 afonso360 deleted the riscv-simd-misc-1 branch June 17, 2023 22:10
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
cranelift:area:riscv64 Issues related to the RISC-V 64 backend. cranelift Issues related to the Cranelift code generator isle Related to the ISLE domain-specific language
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants