Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

riscv64: Implement Integer Narrowing SIMD Instructions #6601

Merged
merged 1 commit into from
Jun 22, 2023

Conversation

afonso360
Copy link
Contributor

@afonso360 afonso360 commented Jun 18, 2023

👋 Hey,

This PR implements some of the integer narrowing instructions ({s,u,uu}narrow). We don't have an exact native instruction for this, so the general strategy is to narrow each input individually and then merge them together.

@afonso360 afonso360 added the cranelift:area:riscv64 Issues related to the RISC-V 64 backend. label Jun 18, 2023
@afonso360 afonso360 requested a review from a team as a code owner June 18, 2023 21:00
@afonso360 afonso360 requested review from cfallin and removed request for a team June 18, 2023 21:00
@github-actions github-actions bot added the cranelift Issues related to the Cranelift code generator label Jun 18, 2023
@afonso360
Copy link
Contributor Author

Had to cancel CI and re-run it since the arm64 job was stuck for the last 4h30.

@afonso360 afonso360 added this pull request to the merge queue Jun 22, 2023
Merged via the queue into bytecodealliance:main with commit 17c77aa Jun 22, 2023
@afonso360 afonso360 deleted the riscv-simd-int-narrow branch June 22, 2023 20:04
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
cranelift:area:riscv64 Issues related to the RISC-V 64 backend. cranelift Issues related to the Cranelift code generator
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants