Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

riscv64: Add support for load+extend patterns #8765

Merged
merged 2 commits into from
Jun 11, 2024
Merged

riscv64: Add support for load+extend patterns #8765

merged 2 commits into from
Jun 11, 2024

Commits on Jun 10, 2024

  1. riscv64: Add support for load+extend patterns 

    RISC-V doesen't have sinkable loads per se, but the regular load
instructions support sign / zero extending the loaded values.

We model those here as a sinkable load on the extend instruction.
    @afonso360
    afonso360 committed Jun 10, 2024
    Configuration menu
    Copy the full SHA
    f52b35a View commit details
    Browse the repository at this point in the history

Commits on Jun 11, 2024

  1. riscv64: Clarify sinkable loads on RISC-V

    @afonso360
    afonso360 committed Jun 11, 2024
    Configuration menu
    Copy the full SHA
    50e8dd3 View commit details
    Browse the repository at this point in the history