Popular repositories Loading
-
-
-
FPGA-Verilog-Washing-Machine-Dryer-Model-Project
FPGA-Verilog-Washing-Machine-Dryer-Model-Project PublicThis is a project I have done for my verilog class and it models daily usage of washing machine/dryer on Nexys A7 board
Tcl
-
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.