Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

64-bit core option? #264

Open
solomatnikov opened this issue Feb 5, 2025 · 5 comments
Open

64-bit core option? #264

solomatnikov opened this issue Feb 5, 2025 · 5 comments

Comments

@solomatnikov
Copy link

Any plans for a 64-bit processor core option?

@jhand2
Copy link
Contributor

jhand2 commented Feb 8, 2025

What would be the use-case? Caliptra doesn't have that much addressable memory.

@solomatnikov
Copy link
Author

Caliptra (and MCU in particular) is connected to the "Rest of SOC":

Image

SoC and multi-chiplet design physical address space can easily exceed 4 GB.

One of advantages of RV was and still is availability of 64-bit microcontroller cores, which can address > 4 GB directly, plus higher performance of 64-bit cores. Area/gate count difference between 64-bit and 32-bit microcontroller cores is small/negligible.

This is why RV 64-bit microcontroller cores became popular in SoC designs.

@jhand2
Copy link
Contributor

jhand2 commented Feb 10, 2025

Ah, so this question is specifically for subsystem. + @bharatpillilli

@bharatpillilli
Copy link
Contributor

We would love to have that option available for the industry.

@solomatnikov - please let me know if you would like to contribute it to the ecosystem?

@solomatnikov
Copy link
Author

I can take a look at that next month or in April.

I think it would be cleaner and easier if both cores are switched to 64-bit.

How do you envision implementation of 64-bit core option?

Is it important to have hypervisor support in these cores?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants