You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
It would be nice to have a chisel version of the notebooks that show how to connect chisel verilog codegen to the rest of the open source silicon toolchain.
It would be nice to have a chisel version of the notebooks that show how to connect chisel verilog codegen to the rest of the open source silicon toolchain.
@schoeberl pointed to https://mybinder.org/v2/gh/freechipsproject/chisel-bootcamp/master as a reference.
The text was updated successfully, but these errors were encountered: