Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

add chisel notebook #70

Open
proppy opened this issue Jul 17, 2023 · 1 comment
Open

add chisel notebook #70

proppy opened this issue Jul 17, 2023 · 1 comment

Comments

@proppy
Copy link
Collaborator

proppy commented Jul 17, 2023

It would be nice to have a chisel version of the notebooks that show how to connect chisel verilog codegen to the rest of the open source silicon toolchain.

@schoeberl pointed to https://mybinder.org/v2/gh/freechipsproject/chisel-bootcamp/master as a reference.

@schoeberl
Copy link

I would be happy to help out and make this notebook. However, I will have time later in August.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants