Skip to content

Commit

Permalink
added wings
Browse files Browse the repository at this point in the history
  • Loading branch information
computergeek1507 committed Sep 23, 2023
1 parent 257b01b commit 57efc0e
Show file tree
Hide file tree
Showing 87 changed files with 261,144 additions and 100,007 deletions.
1,009 changes: 504 additions & 505 deletions BBB_16/BBB_16.kicad_pcb

Large diffs are not rendered by default.

227 changes: 174 additions & 53 deletions BBB_16/BBB_16.kicad_pro
Original file line number Diff line number Diff line change
@@ -1,5 +1,6 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"board_outline_line_width": 0.049999999999999996,
Expand Down Expand Up @@ -57,20 +58,26 @@
"rule_severities": {
"annular_width": "error",
"clearance": "error",
"connection_width": "warning",
"copper_edge_clearance": "error",
"copper_sliver": "warning",
"courtyards_overlap": "error",
"diff_pair_gap_out_of_range": "error",
"diff_pair_uncoupled_length_too_long": "error",
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint": "error",
"footprint_type_mismatch": "error",
"hole_clearance": "error",
"hole_near_hole": "error",
"invalid_outline": "error",
"isolated_copper": "warning",
"item_on_disabled_layer": "error",
"items_not_allowed": "error",
"length_out_of_range": "error",
"lib_footprint_issues": "warning",
"lib_footprint_mismatch": "warning",
"malformed_courtyard": "error",
"microvia_drill_out_of_range": "error",
"missing_courtyard": "ignore",
Expand All @@ -80,9 +87,14 @@
"padstack": "error",
"pth_inside_courtyard": "ignore",
"shorting_items": "error",
"silk_edge_clearance": "warning",
"silk_over_copper": "warning",
"silk_overlap": "warning",
"skew_out_of_range": "error",
"solder_mask_bridge": "error",
"starved_thermal": "error",
"text_height": "warning",
"text_thickness": "warning",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
Expand All @@ -91,7 +103,6 @@
"unconnected_items": "error",
"unresolved_variable": "error",
"via_dangling": "warning",
"zone_has_empty_net": "error",
"zones_intersect": "error"
},
"rule_severitieslegacy_courtyards_overlap": true,
Expand All @@ -101,24 +112,70 @@
"allow_microvias": false,
"max_error": 0.005,
"min_clearance": 0.0,
"min_connection": 0.0,
"min_copper_edge_clearance": 0.024999999999999998,
"min_hole_clearance": 0.25,
"min_hole_to_hole": 0.25,
"min_microvia_diameter": 0.19999999999999998,
"min_microvia_drill": 0.09999999999999999,
"min_resolved_spokes": 2,
"min_silk_clearance": 0.0,
"min_text_height": 0.7999999999999999,
"min_text_thickness": 0.08,
"min_through_hole_diameter": 0.3,
"min_track_width": 0.19999999999999998,
"min_via_annular_width": 0.049999999999999996,
"min_via_diameter": 0.39999999999999997,
"solder_mask_to_copper_clearance": 0.0,
"use_height_for_length_calcs": true
},
"teardrop_options": [
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 5,
"td_on_pad_in_zone": false,
"td_onpadsmd": true,
"td_onroundshapesonly": false,
"td_ontrackend": false,
"td_onviapad": true
}
],
"teardrop_parameters": [
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_round_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_rect_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_track_end",
"td_width_to_size_filter_ratio": 0.9
}
],
"track_widths": [],
"via_dimensions": [],
"zones_allow_external_fillets": false,
"zones_use_no_outline": true
},
"layer_presets": []
"layer_presets": [],
"viewports": []
},
"boards": [],
"cvpcb": {
Expand Down Expand Up @@ -340,7 +397,7 @@
"net_settings": {
"classes": [
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.15,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
Expand All @@ -354,10 +411,10 @@
"track_width": 0.35,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6.0
"wire_width": 6
},
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.3,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
Expand All @@ -366,18 +423,15 @@
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "3.3v",
"nets": [
"+3V3"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.5,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6.0
"wire_width": 6
},
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.3,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
Expand All @@ -386,18 +440,15 @@
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "5v",
"nets": [
"+5V"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 1.5,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6.0
"wire_width": 6
},
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.3,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
Expand All @@ -406,18 +457,15 @@
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Gnd",
"nets": [
"GND"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 3.0,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6.0
"wire_width": 6
},
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.5,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
Expand All @@ -426,33 +474,15 @@
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Power",
"nets": [
"/Output 1-8/VOUT1",
"/Output 1-8/VOUT2",
"/Output 1-8/VOUT3",
"/Output 1-8/VOUT4",
"/Output 1-8/VOUT5",
"/Output 1-8/VOUT6",
"/Output 1-8/VOUT7",
"/Output 1-8/VOUT8",
"/Output 9-16/VOUT10",
"/Output 9-16/VOUT11",
"/Output 9-16/VOUT12",
"/Output 9-16/VOUT13",
"/Output 9-16/VOUT14",
"/Output 9-16/VOUT15",
"/Output 9-16/VOUT16",
"/Output 9-16/VOUT9"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 3.0,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6.0
"wire_width": 6
},
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.3,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
Expand All @@ -461,22 +491,15 @@
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Vin",
"nets": [
"/12V",
"/VIN",
"VIN1",
"VIN2",
"V_DMX"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 2.0,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6.0
"wire_width": 6
},
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.25,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
Expand All @@ -485,19 +508,117 @@
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "power2",
"nets": [],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 1.0,
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6.0
"wire_width": 6
}
],
"meta": {
"version": 2
"version": 3
},
"net_colors": null
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": [
{
"netclass": "3.3v",
"pattern": "+3V3"
},
{
"netclass": "5v",
"pattern": "+5V"
},
{
"netclass": "Gnd",
"pattern": "GND"
},
{
"netclass": "Power",
"pattern": "/Output 1-8/VOUT1"
},
{
"netclass": "Power",
"pattern": "/Output 1-8/VOUT2"
},
{
"netclass": "Power",
"pattern": "/Output 1-8/VOUT3"
},
{
"netclass": "Power",
"pattern": "/Output 1-8/VOUT4"
},
{
"netclass": "Power",
"pattern": "/Output 1-8/VOUT5"
},
{
"netclass": "Power",
"pattern": "/Output 1-8/VOUT6"
},
{
"netclass": "Power",
"pattern": "/Output 1-8/VOUT7"
},
{
"netclass": "Power",
"pattern": "/Output 1-8/VOUT8"
},
{
"netclass": "Power",
"pattern": "/Output 9-16/VOUT10"
},
{
"netclass": "Power",
"pattern": "/Output 9-16/VOUT11"
},
{
"netclass": "Power",
"pattern": "/Output 9-16/VOUT12"
},
{
"netclass": "Power",
"pattern": "/Output 9-16/VOUT13"
},
{
"netclass": "Power",
"pattern": "/Output 9-16/VOUT14"
},
{
"netclass": "Power",
"pattern": "/Output 9-16/VOUT15"
},
{
"netclass": "Power",
"pattern": "/Output 9-16/VOUT16"
},
{
"netclass": "Power",
"pattern": "/Output 9-16/VOUT9"
},
{
"netclass": "Vin",
"pattern": "/12V"
},
{
"netclass": "Vin",
"pattern": "/VIN"
},
{
"netclass": "Vin",
"pattern": "VIN1"
},
{
"netclass": "Vin",
"pattern": "VIN2"
},
{
"netclass": "Vin",
"pattern": "V_DMX"
}
]
},
"pcbnew": {
"last_paths": {
Expand Down
Loading

0 comments on commit 57efc0e

Please sign in to comment.