Skip to content

ThinkRF port of Ettus Research USRP1 FPGA code for the WSA1000U

Notifications You must be signed in to change notification settings

cpatulea/fpga_wsa1000u

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 

About

ThinkRF port of Ettus Research USRP1 FPGA code for the WSA1000U

Stars

Watchers

Forks

Packages

No packages published

Languages

  • Verilog 88.7%
  • VHDL 8.6%
  • C 1.0%
  • Python 0.9%
  • Tcl 0.8%
  • Perl 0.0%