Skip to content
View danivz's full-sized avatar
  • Universidad Politécnica de Madrid (UPM)
  • Madrid

Organizations

@des-cei

Block or report danivz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. x-heep x-heep Public

    Forked from esl-epfl/x-heep

    eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V

    C

  2. chipyard chipyard Public

    Forked from ucb-bar/chipyard

    An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

    Scala

  3. powermonitor powermonitor Public

    PMBus hardware IP manager to measure power consumtion of a Chipyard SoC. Described in Chisel language

    Scala

  4. rocc-overlay rocc-overlay Public

    RoCC coprocessor to integrate overlays in the processor datapaths

    VHDL

  5. rocket-chip-fpga-shells rocket-chip-fpga-shells Public

    Forked from chipsalliance/rocket-chip-fpga-shells

    Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards

    Scala

  6. chisel3-example chisel3-example Public

    Example repository to create a Chisel project

    Scala