Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Data transfer failed, image processor demo (Nexys4) #10

Open
masterdezign opened this issue Mar 22, 2018 · 5 comments
Open

Data transfer failed, image processor demo (Nexys4) #10

masterdezign opened this issue Mar 22, 2018 · 5 comments

Comments

@masterdezign
Copy link
Contributor

masterdezign commented Mar 22, 2018

Hello!

I have checked the image processor demo.
The data transfer never occurs, i.e. the result from send_images.py:

#communicate
t0 = time.clock()
new_image = []
for i in range(256):
    print "i", i
    row = struct.pack(">" + "h"*256, *image_data[:256])
    image_data = image_data[256:]
    send(row)
    ...

will print "i 0" and that's all. The process will be hanging forever :(

Is there any reasonable way to debug the data transfer?

@dawsonjon
Copy link
Owner

Sure,
Can you give me some more details?
What os are you using?
How have you got your network set up?
Is the fpga definitely configured?
Does the TX/rx light flash on the Dev board?
Have you tried performing a soft reset before sending the image?

Thanks
Jon

@masterdezign
Copy link
Contributor Author

masterdezign commented Mar 23, 2018 via email

@dawsonjon
Copy link
Owner

dawsonjon commented Mar 23, 2018 via email

@masterdezign
Copy link
Contributor Author

masterdezign commented Mar 24, 2018 via email

@masterdezign
Copy link
Contributor Author

masterdezign commented Mar 30, 2018

Hi!

I have checked the raw_ethernet demo.
Here is the result:

$ sudo python test_ethernet.py
select network adaptor:
0 lo
1 eth0
1
connecting to eth0 ...[OK]

And... stalled

However, the web_server demo works fine. Here is what I get when running sudo python test_ethernet.py from raw_ethernet demo, but with web_server FPGA configuration:

select network adaptor:
0 lo
1 eth0
1
connecting to eth0 ...[OK]
sending random packet: 0 bytes_sent 0x1d0 bytes received 0x3a
failure
sent:
00000000 : 40 8f 57 4a 60 7e 05 52 f5 38
0000000a : 2c 53 48 37 da ea 7b b1 f9 74
00000014 : 70 b0 19 4b f9 70 9f c1 c6 ee
0000001e : 09 02 85 89 ae 41 9b e0 d5 17
00000028 : 2c 51 09 0e ad cb 39 98 64 65
00000032 : f6 1b ee 06 e9 51 59 cd e1 8b
0000003c : 44 f8 b1 31 6b 61 19 fa 4f 2d
00000046 : d8 a4 ba be 92 2f 27 6b e5 2d
00000050 : 1b d4 4f 2c e4 39 89 a0 c0 89
0000005a : 3f 8b 90 52 28 c0 71 53 ba 7d
00000064 : 25 1f 13 9b 63 0e 96 80 bf c6
0000006e : 36 f1 2a 18 ae ea a4 fd 16 54
00000078 : 8b 57 e6 9e 2e 57 e2 0f c2 bc
00000082 : c5 99 ff 8e eb f1 d1 34 4e fd
0000008c : 93 8c 31 b1 f5 17 05 af 4b b6
00000096 : b3 99 b2 30 6e 63 30 4c e8 de
000000a0 : c6 e4 1a bc 6c 63 4b ca e7 e1
000000aa : 7a 02 64 06 ce 3a 8f fb b7 4c
000000b4 : 47 e0 13 e0 17 f8 04 86 15 7f
000000be : 3f fc 5c a9 b0 da e7 fa 78 fa
000000c8 : e2 52 01 04 76 d9 d6 37 2f e2
000000d2 : 32 51 38 c1 19 a4 0b f6 84 49
000000dc : f4 ae 76 ce 98 29 33 a1 9d bb
000000e6 : 9e a7 da 71 ef 70 68 b2 fb 94
000000f0 : 1e 61 0c 5a 4a 99 01 75 cd 27
000000fa : ae 8d 0f 0e cd c0 25 d1 ad d4
00000104 : ae 14 d8 2f 29 28 5a 0a 96 4e
0000010e : 64 e1 ac 79 a0 f4 c9 e7 c0 c7
00000118 : 29 f3 ab c8 2f 20 02 bb fe 78
00000122 : a2 e2 62 dd 71 f2 30 0e f1 3a
0000012c : e0 bc b0 b2 da 25 6d fe 2b 1f
00000136 : 6a f3 6d e0 ec 45 66 fd 43 7f
00000140 : e6 85 9e 03 77 ca 50 bf d1 d2
0000014a : 1e 88 ce b9 88 3b 9e af 95 fe
00000154 : 4f c1 e1 c3 1d c7 54 08 5f 76
0000015e : 38 7d c4 05 1b 6d 1f 53 c1 8d
00000168 : 1e 14 08 f4 ae 8d c6 2e 70 39
00000172 : 42 21 67 1b cf 50 a6 fa f7 bb
0000017c : b2 00 8f 22 94 f2 64 4a a0 80
00000186 : e4 05 86 21 99 f8 33 ef 23 48
00000190 : ca 56 b3 57 ef ad 27 7f 6c a4
0000019a : b1 a7 bf f4 0c ad 5e 96 49 ec
000001a4 : bf be 71 d3 3c 46 4f 3c 2f 70
000001ae : dd fd f4 80 23 e5 42 1c dc 90
000001b8 : 0b 8a 4b 4a 26 6b 1c 91 f9 23
000001c2 : 88 6a
got:
00000000 : 45 00 00 28 00 00 40 00 ff 06
0000000a : f8 7d c0 a8 01 01 c0 a8 01 00
00000014 : 00 50 ec 1f 00 00 08 4c 68 42
0000001e : 6e 45 50 10 05 b4 5b 8b 00 00
00000028 : 3c 68 74 6d 6c 3e

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants