Skip to content

Commit

Permalink
pre-commit: Update
Browse files Browse the repository at this point in the history
  • Loading branch information
@github-actions
github-actions[bot] committed Jan 1, 2024
1 parent b40d93c commit 1ef9aed
Show file tree
Hide file tree
Showing 158 changed files with 18,225 additions and 17,067 deletions.
6 changes: 5 additions & 1 deletion bench/abseil-cpp/optimized/cord_rep_btree_test.cc.ll
View file
Original file line number Diff line number Diff line change
Expand Up @@ -71370,10 +71370,11 @@ for.body: ; preds = %for.cond.preheader,
to label %invoke.cont50 unwind label %lpad.loopexit

invoke.cont50: ; preds = %for.body
switch i32 %api.0667, label %sw.default [
switch i32 %api.0667, label %invoke.cont50.unreachabledefault [
i32 0, label %sw.bb
i32 1, label %sw.bb54
i32 2, label %sw.default.invoke
i32 3, label %sw.default
]

sw.bb: ; preds = %invoke.cont50
Expand All @@ -71393,6 +71394,9 @@ sw.bb54: ; preds = %invoke.cont50
invoke void @_ZN4absl13cord_internal12CordRepBtree4DumpEPKNS0_7CordRepESt17basic_string_viewIcSt11char_traitsIcEERSo(ptr noundef nonnull %tree.0.lcssa, i64 17, ptr nonnull @.str.289, ptr noundef nonnull align 8 dereferenceable(8) %add.ptr62)
to label %sw.epilog unwind label %lpad52

invoke.cont50.unreachabledefault: ; preds = %invoke.cont50
unreachable

sw.default: ; preds = %invoke.cont50
br label %sw.default.invoke

Expand Down
1,065 changes: 534 additions & 531 deletions bench/assimp/optimized/Assimp.cpp.ll
View file

Large diffs are not rendered by default.

8 changes: 6 additions & 2 deletions bench/assimp/optimized/CalcTangentsProcess.cpp.ll
View file
Original file line number Diff line number Diff line change
Expand Up @@ -1396,10 +1396,11 @@ for.body: ; preds = %for.body.preheader,
for.end: ; preds = %for.body, %if.end3
%hash.addr.0.lcssa = phi i32 [ %hash, %if.end3 ], [ %add21, %for.body ]
%data.addr.0.lcssa = phi ptr [ %data, %if.end3 ], [ %add.ptr19, %for.body ]
switch i32 %and, label %sw.epilog [
switch i32 %and, label %for.end.unreachabledefault [
i32 3, label %sw.bb
i32 2, label %sw.bb37
i32 1, label %sw.bb49
i32 0, label %sw.epilog
]

sw.bb: ; preds = %for.end
Expand Down Expand Up @@ -1438,7 +1439,10 @@ sw.bb49: ; preds = %for.end
%add55 = add i32 %shr54, %xor53
br label %sw.epilog

sw.epilog: ; preds = %sw.bb49, %sw.bb37, %sw.bb, %for.end
for.end.unreachabledefault: ; preds = %for.end
unreachable

sw.epilog: ; preds = %for.end, %sw.bb49, %sw.bb37, %sw.bb
%hash.addr.1 = phi i32 [ %hash.addr.0.lcssa, %for.end ], [ %add55, %sw.bb49 ], [ %add48, %sw.bb37 ], [ %add36, %sw.bb ]
%shl56 = shl i32 %hash.addr.1, 3
%xor57 = xor i32 %shl56, %hash.addr.1
Expand Down
8 changes: 6 additions & 2 deletions bench/assimp/optimized/Exporter.cpp.ll
View file
Original file line number Diff line number Diff line change
Expand Up @@ -9009,10 +9009,11 @@ for.body: ; preds = %for.body.preheader,
for.end: ; preds = %for.body, %if.end3
%hash.addr.0.lcssa = phi i32 [ %hash, %if.end3 ], [ %add21, %for.body ]
%data.addr.0.lcssa = phi ptr [ %data, %if.end3 ], [ %add.ptr19, %for.body ]
switch i32 %and, label %sw.epilog [
switch i32 %and, label %for.end.unreachabledefault [
i32 3, label %sw.bb
i32 2, label %sw.bb37
i32 1, label %sw.bb49
i32 0, label %sw.epilog
]

sw.bb: ; preds = %for.end
Expand Down Expand Up @@ -9051,7 +9052,10 @@ sw.bb49: ; preds = %for.end
%add55 = add i32 %shr54, %xor53
br label %sw.epilog

sw.epilog: ; preds = %sw.bb49, %sw.bb37, %sw.bb, %for.end
for.end.unreachabledefault: ; preds = %for.end
unreachable

sw.epilog: ; preds = %for.end, %sw.bb49, %sw.bb37, %sw.bb
%hash.addr.1 = phi i32 [ %hash.addr.0.lcssa, %for.end ], [ %add55, %sw.bb49 ], [ %add48, %sw.bb37 ], [ %add36, %sw.bb ]
%shl56 = shl i32 %hash.addr.1, 3
%xor57 = xor i32 %shl56, %hash.addr.1
Expand Down
12 changes: 8 additions & 4 deletions bench/assimp/optimized/GenVertexNormalsProcess.cpp.ll
View file
Original file line number Diff line number Diff line change
Expand Up @@ -297,7 +297,7 @@ if.end8: ; preds = %if.end5
new.ctorloop: ; preds = %if.end8
%6 = add nsw i64 %5, -12
%7 = urem i64 %6, 12
%8 = sub nsw i64 %6, %7
%8 = sub nuw nsw i64 %6, %7
%9 = add nsw i64 %8, 12
tail call void @llvm.memset.p0.i64(ptr nonnull align 4 %call10, i8 0, i64 %9, i1 false)
br label %arrayctor.cont
Expand Down Expand Up @@ -536,7 +536,7 @@ invoke.cont95: ; preds = %if.end91
new.ctorloop98: ; preds = %invoke.cont95
%77 = add nsw i64 %76, -12
%78 = urem i64 %77, 12
%79 = sub nsw i64 %77, %78
%79 = sub nuw nsw i64 %77, %78
%80 = add nsw i64 %79, 12
call void @llvm.memset.p0.i64(ptr nonnull align 4 %call96, i8 0, i64 %80, i1 false)
%configMaxAngle = getelementptr inbounds %"class.Assimp::GenVertexNormalsProcess", ptr %this, i64 0, i32 1
Expand Down Expand Up @@ -1034,10 +1034,11 @@ for.body: ; preds = %for.body.preheader,
for.end: ; preds = %for.body, %if.end3
%hash.addr.0.lcssa = phi i32 [ %hash, %if.end3 ], [ %add21, %for.body ]
%data.addr.0.lcssa = phi ptr [ %data, %if.end3 ], [ %add.ptr19, %for.body ]
switch i32 %and, label %sw.epilog [
switch i32 %and, label %for.end.unreachabledefault [
i32 3, label %sw.bb
i32 2, label %sw.bb37
i32 1, label %sw.bb49
i32 0, label %sw.epilog
]

sw.bb: ; preds = %for.end
Expand Down Expand Up @@ -1076,7 +1077,10 @@ sw.bb49: ; preds = %for.end
%add55 = add i32 %shr54, %xor53
br label %sw.epilog

sw.epilog: ; preds = %sw.bb49, %sw.bb37, %sw.bb, %for.end
for.end.unreachabledefault: ; preds = %for.end
unreachable

sw.epilog: ; preds = %for.end, %sw.bb49, %sw.bb37, %sw.bb
%hash.addr.1 = phi i32 [ %hash.addr.0.lcssa, %for.end ], [ %add55, %sw.bb49 ], [ %add48, %sw.bb37 ], [ %add36, %sw.bb ]
%shl56 = shl i32 %hash.addr.1, 3
%xor57 = xor i32 %shl56, %hash.addr.1
Expand Down
8 changes: 6 additions & 2 deletions bench/assimp/optimized/IRRLoader.cpp.ll
View file
Original file line number Diff line number Diff line change
Expand Up @@ -9269,10 +9269,11 @@ for.body: ; preds = %for.body.preheader,
for.end: ; preds = %for.body, %if.end3
%hash.addr.0.lcssa = phi i32 [ %hash, %if.end3 ], [ %add21, %for.body ]
%data.addr.0.lcssa = phi ptr [ %data, %if.end3 ], [ %add.ptr19, %for.body ]
switch i32 %and, label %sw.epilog [
switch i32 %and, label %for.end.unreachabledefault [
i32 3, label %sw.bb
i32 2, label %sw.bb37
i32 1, label %sw.bb49
i32 0, label %sw.epilog
]

sw.bb: ; preds = %for.end
Expand Down Expand Up @@ -9311,7 +9312,10 @@ sw.bb49: ; preds = %for.end
%add55 = add i32 %shr54, %xor53
br label %sw.epilog

sw.epilog: ; preds = %sw.bb49, %sw.bb37, %sw.bb, %for.end
for.end.unreachabledefault: ; preds = %for.end
unreachable

sw.epilog: ; preds = %for.end, %sw.bb49, %sw.bb37, %sw.bb
%hash.addr.1 = phi i32 [ %hash.addr.0.lcssa, %for.end ], [ %add55, %sw.bb49 ], [ %add48, %sw.bb37 ], [ %add36, %sw.bb ]
%shl56 = shl i32 %hash.addr.1, 3
%xor57 = xor i32 %shl56, %hash.addr.1
Expand Down
8 changes: 6 additions & 2 deletions bench/assimp/optimized/Importer.cpp.ll
View file
Original file line number Diff line number Diff line change
Expand Up @@ -10550,10 +10550,11 @@ for.body: ; preds = %for.body.preheader,
for.end: ; preds = %for.body, %if.end3
%hash.addr.0.lcssa = phi i32 [ %hash, %if.end3 ], [ %add21, %for.body ]
%data.addr.0.lcssa = phi ptr [ %data, %if.end3 ], [ %add.ptr19, %for.body ]
switch i32 %and, label %sw.epilog [
switch i32 %and, label %for.end.unreachabledefault [
i32 3, label %sw.bb
i32 2, label %sw.bb37
i32 1, label %sw.bb49
i32 0, label %sw.epilog
]

sw.bb: ; preds = %for.end
Expand Down Expand Up @@ -10592,7 +10593,10 @@ sw.bb49: ; preds = %for.end
%add55 = add i32 %shr54, %xor53
br label %sw.epilog

sw.epilog: ; preds = %sw.bb49, %sw.bb37, %sw.bb, %for.end
for.end.unreachabledefault: ; preds = %for.end
unreachable

sw.epilog: ; preds = %for.end, %sw.bb49, %sw.bb37, %sw.bb
%hash.addr.1 = phi i32 [ %hash.addr.0.lcssa, %for.end ], [ %add55, %sw.bb49 ], [ %add48, %sw.bb37 ], [ %add36, %sw.bb ]
%shl56 = shl i32 %hash.addr.1, 3
%xor57 = xor i32 %shl56, %hash.addr.1
Expand Down
8 changes: 6 additions & 2 deletions bench/assimp/optimized/JoinVerticesProcess.cpp.ll
View file
Original file line number Diff line number Diff line change
Expand Up @@ -3229,10 +3229,11 @@ for.body: ; preds = %for.body.preheader,
for.end: ; preds = %for.body, %if.end3
%hash.addr.0.lcssa = phi i32 [ %hash, %if.end3 ], [ %add21, %for.body ]
%data.addr.0.lcssa = phi ptr [ %data, %if.end3 ], [ %add.ptr19, %for.body ]
switch i32 %and, label %sw.epilog [
switch i32 %and, label %for.end.unreachabledefault [
i32 3, label %sw.bb
i32 2, label %sw.bb37
i32 1, label %sw.bb49
i32 0, label %sw.epilog
]

sw.bb: ; preds = %for.end
Expand Down Expand Up @@ -3271,7 +3272,10 @@ sw.bb49: ; preds = %for.end
%add55 = add i32 %shr54, %xor53
br label %sw.epilog

sw.epilog: ; preds = %sw.bb49, %sw.bb37, %sw.bb, %for.end
for.end.unreachabledefault: ; preds = %for.end
unreachable

sw.epilog: ; preds = %for.end, %sw.bb49, %sw.bb37, %sw.bb
%hash.addr.1 = phi i32 [ %hash.addr.0.lcssa, %for.end ], [ %add55, %sw.bb49 ], [ %add48, %sw.bb37 ], [ %add36, %sw.bb ]
%shl56 = shl i32 %hash.addr.1, 3
%xor57 = xor i32 %shl56, %hash.addr.1
Expand Down
8 changes: 6 additions & 2 deletions bench/assimp/optimized/LWSLoader.cpp.ll
View file
Original file line number Diff line number Diff line change
Expand Up @@ -7422,10 +7422,11 @@ for.body: ; preds = %for.body.preheader,
for.end: ; preds = %for.body, %if.end3
%hash.addr.0.lcssa = phi i32 [ %hash, %if.end3 ], [ %add21, %for.body ]
%data.addr.0.lcssa = phi ptr [ %data, %if.end3 ], [ %add.ptr19, %for.body ]
switch i32 %and, label %sw.epilog [
switch i32 %and, label %for.end.unreachabledefault [
i32 3, label %sw.bb
i32 2, label %sw.bb37
i32 1, label %sw.bb49
i32 0, label %sw.epilog
]

sw.bb: ; preds = %for.end
Expand Down Expand Up @@ -7464,7 +7465,10 @@ sw.bb49: ; preds = %for.end
%add55 = add i32 %shr54, %xor53
br label %sw.epilog

sw.epilog: ; preds = %sw.bb49, %sw.bb37, %sw.bb, %for.end
for.end.unreachabledefault: ; preds = %for.end
unreachable

sw.epilog: ; preds = %for.end, %sw.bb49, %sw.bb37, %sw.bb
%hash.addr.1 = phi i32 [ %hash.addr.0.lcssa, %for.end ], [ %add55, %sw.bb49 ], [ %add48, %sw.bb37 ], [ %add36, %sw.bb ]
%shl56 = shl i32 %hash.addr.1, 3
%xor57 = xor i32 %shl56, %hash.addr.1
Expand Down
Loading

0 comments on commit 1ef9aed

Please sign in to comment.