Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

add RISC-V support to Java easyblock #3323

Merged
merged 1 commit into from
May 8, 2024

Conversation

bedroge
Copy link
Contributor

@bedroge bedroge commented May 7, 2024

For Java 21.0.2 prebuilt RISC-V binaries are available, see easybuilders/easybuild-easyconfigs#20495.

@bedroge
Copy link
Contributor Author

bedroge commented May 7, 2024

Test report by @bedroge

Overview of tested easyconfigs (in order)

  • SUCCESS Java-21.0.2.eb

Build succeeded for 1 out of 1 (1 easyconfigs in total)
starfive - Linux Debian GNU/Linux 2.15, RISC-V-64, UNKNOWN, Python 3.10.9
See https://gist.github.com/bedroge/216f29cab83cbd71a8ba39ddf40a1310 for a full test report.

@SebastianAchilles
Copy link
Member

Test report by @SebastianAchilles

Overview of tested easyconfigs (in order)

  • SUCCESS Java-21.0.2.eb
  • SUCCESS Java-19.0.2.eb
  • SUCCESS Java-17.0.6.eb
  • SUCCESS Java-13.0.2.eb
  • SUCCESS Java-11.0.20.eb
  • SUCCESS Java-8.362.eb

Build succeeded for 6 out of 6 (6 easyconfigs in total)
bwd-rockylinux-93 - Linux Rocky Linux 9.3 (Blue Onyx), x86_64, Intel(R) Core(TM) i7-6900K CPU @ 3.20GHz (broadwell), 2 x NVIDIA NVIDIA GeForce GTX 1060 6GB, 535.161.08, Python 3.9.18
See https://gist.github.com/SebastianAchilles/717c1ddb91d72a5bf592ce722584fff7 for a full test report.

Copy link
Member

@SebastianAchilles SebastianAchilles left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

lgtm

@SebastianAchilles
Copy link
Member

Going in, thanks @bedroge!

@SebastianAchilles SebastianAchilles merged commit a0b1cd7 into easybuilders:develop May 8, 2024
47 checks passed
@bedroge bedroge deleted the java_riscv branch May 8, 2024 07:28
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
EESSI Related to EESSI project enhancement riscv
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants