How to ensure cache data consistency in the shared memory? #2444
-
iceoryx uses the shared memory area with cache, how to ensure that different processes of multi-core processors access the shared memory data consistency? |
Beta Was this translation helpful? Give feedback.
Answered by
elBoberido
Mar 18, 2025
Replies: 1 comment 2 replies
-
This is done with the atomics in out lock-free algorithms which takes care of syncronization. Some material to dig deeper
|
Beta Was this translation helpful? Give feedback.
2 replies
Answer selected by
daiyinger
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
This is done with the atomics in out lock-free algorithms which takes care of syncronization.
Some material to dig deeper