Skip to content

Pull requests: enjoy-digital/litex

New pull request New
76 Open 1,219 Closed
76 Open 1,219 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

build/vhd2v_converter.py: allows users to pass a list of libraries files to compile before convert HDL.
#2123 opened Nov 9, 2024 by trabucayre Loading…
feat: add uart_with_dynamic_baudrate to SoCCore
#2122 opened Nov 9, 2024 by jwise Loading…
Fixes: Fix no close trace file when the sim is finished
#2120 opened Nov 7, 2024 by juiceRv Loading…
1
Utilizing all available CPU cores in the software make cmd
#2119 opened Nov 6, 2024 by long-pham Loading…
Add FTDI serial number option to openfpgaloader
#2118 opened Nov 6, 2024 by long-pham Loading…
Use MMCME4_ADV in USPMMCM to enable finer-grained clock output ctrl
#2117 opened Nov 6, 2024 by long-pham Loading…
Add "--depth" and "-b" arguments for git clone command
#2116 opened Nov 6, 2024 by John-Tito Loading…
Optimize Build, Enhance Clock Control, and add FTDI serial number option to openfpgaloader
#2111 opened Oct 31, 2024 by long-pham Loading…
1
bios: add flash_transfer_cmd
#2106 opened Oct 26, 2024 by cklarhorst Loading…
build: io: add multibit/bus variants of SDR and DDR
#2105 opened Oct 25, 2024 by maass-hamburg Loading…
2
bios: litespi: clear rx queue after write Beta
#2101 opened Oct 24, 2024 by maass-hamburg Loading…
efinix: gpio: use constant output option
#2100 opened Oct 23, 2024 by maass-hamburg Loading…
1
build: efinix: allow clk inverting and different in clk on reg tristates
#2087 opened Oct 1, 2024 by maass-hamburg Loading…
build: io.py: add QDR input, output and tristate
#2077 opened Sep 19, 2024 by maass-hamburg • Draft
build: io.py: DDRTristate: check oe2
#2074 opened Sep 18, 2024 by maass-hamburg • Draft
litex_setup: use current version of migen
#2073 opened Sep 16, 2024 by maass-hamburg Loading…
BIOS: Add BOOTP support
#2070 opened Sep 12, 2024 by m-byte Loading…
3
build: io: make oe2 of DDRTristate optional
#2068 opened Sep 12, 2024 by maass-hamburg Loading…
5
Mode based bus crossbar
#2047 opened Aug 23, 2024 by jdavidberger Loading…
core: i2c: add i2c master
#2026 opened Jul 31, 2024 by maass-hamburg Loading…
9
litex/tools: Add RemoteI2C
#2022 opened Jul 26, 2024 by AndrewD Loading…
add crt0.o to BIOS target list
#2019 opened Jul 23, 2024 by hhe07 Loading…
Initial MIPS CPUs support
#1990 opened Jun 17, 2024 by FlyGoat Loading…
4
Fix AXI version of the Zynq7000 busses and add mapped connect fuction answered-waiting-feedback
#1989 opened Jun 16, 2024 by JoyBed Loading…
4
DTS target integration
#1975 opened May 30, 2024 by AndrewD Loading…
7
ProTip! Find all pull requests that aren't related to any open issues with -linked:issue.