Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add which series are Xtensa and Riscv #160

Closed
wants to merge 1 commit into from
Closed

Add which series are Xtensa and Riscv #160

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions src/installation/index.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -9,6 +9,8 @@ To set up the development environment, do the following:
- [`RISC-V` targets only][risc-v-targets]
- [`RISC-V` and `Xtensa` targets][rics-v-xtensa-targets]

Note that only the ESP32 and ESP32-S series use `Xtensa` architecture, and the rest of the series (ESP32-C, ESP32-H, ESP32-P) are `RISC-V`.

Regardless of the target architecture, for `std` development also don't forget to install [`std` Development Requirements][rust-esp-book-std-requirements].

Please note that you can host the development environment in a [container][use-containers].
Expand Down
Loading