Skip to content

Commit

Permalink
msc_sm2s_imx8mp: Convert to DM_SERIAL
Browse files Browse the repository at this point in the history
The conversion to DM_SERIAL is mandatory, so do the conversion.

Signed-off-by: Fabio Estevam <festevam@denx.de>
Reviewed-by: Ian Ray <ian.ray@gehealthcare.com>
  • Loading branch information
Fabio Estevam committed Feb 19, 2024
1 parent e4013bc commit a59fb3d
Show file tree
Hide file tree
Showing 4 changed files with 9 additions and 11 deletions.
8 changes: 8 additions & 0 deletions arch/arm/dts/imx8mp-msc-sm2s-u-boot.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -63,3 +63,11 @@
&pmic {
bootph-pre-ram;
};

&uart2 {
bootph-pre-ram;
};

&pinctrl_uart2 {
bootph-pre-ram;
};
9 changes: 0 additions & 9 deletions board/msc/sm2s_imx8mp/spl.c
Original file line number Diff line number Diff line change
Expand Up @@ -168,22 +168,13 @@ static const iomux_v3_cfg_t wdog_pads[] = {
MX8MP_PAD_GPIO1_IO02__WDOG1_WDOG_B | MUX_PAD_CTRL(WDOG_PAD_CTRL),
};

#define UART_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL1)

static const iomux_v3_cfg_t ser0_pads[] = {
MX8MP_PAD_UART2_RXD__UART2_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
MX8MP_PAD_UART2_TXD__UART2_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
};

int board_early_init_f(void)
{
struct wdog_regs *wdog = (struct wdog_regs *)WDOG1_BASE_ADDR;

imx_iomux_v3_setup_multiple_pads(wdog_pads, ARRAY_SIZE(wdog_pads));
set_wdog_reset(wdog);

imx_iomux_v3_setup_multiple_pads(ser0_pads, ARRAY_SIZE(ser0_pads));

return 0;
}

Expand Down
1 change: 1 addition & 0 deletions configs/msc_sm2s_imx8mp_defconfig
Original file line number Diff line number Diff line change
Expand Up @@ -97,6 +97,7 @@ CONFIG_SPL_PMIC_RN5T567=y
CONFIG_DM_REGULATOR=y
CONFIG_DM_REGULATOR_FIXED=y
CONFIG_DM_REGULATOR_GPIO=y
CONFIG_DM_SERIAL=y
CONFIG_MXC_UART=y
CONFIG_SYSRESET=y
CONFIG_SPL_SYSRESET=y
Expand Down
2 changes: 0 additions & 2 deletions include/configs/msc_sm2s_imx8mp.h
Original file line number Diff line number Diff line change
Expand Up @@ -55,8 +55,6 @@
#define PHYS_SDRAM_2 0xc0000000
#define PHYS_SDRAM_2_SIZE 0x0

#define CFG_MXC_UART_BASE UART2_BASE_ADDR

#define CFG_SYS_FSL_USDHC_NUM 2
#define CFG_SYS_FSL_ESDHC_ADDR 0

Expand Down

0 comments on commit a59fb3d

Please sign in to comment.